Received: by 2002:a05:6358:d09b:b0:dc:cd0c:909e with SMTP id jc27csp1336997rwb; Thu, 15 Dec 2022 08:57:36 -0800 (PST) X-Google-Smtp-Source: AA0mqf7+ZOulE5KIjE8EcmuFN5mSuCATeGCas+tm3LhSwMboWC9oyi0IvB63ik5lE6z2fHpSNOLh X-Received: by 2002:a17:903:2408:b0:185:441e:2d77 with SMTP id e8-20020a170903240800b00185441e2d77mr34213612plo.14.1671123456275; Thu, 15 Dec 2022 08:57:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671123456; cv=none; d=google.com; s=arc-20160816; b=n10wz+mcl5pbNM1E1URrNzr9OMBPh9f3E9wWjqzaVzs2q1Nq17TTVbPITI7639Pw0U n4M0ieW34oi7T8vSC8B4//nRrYE4NQstQtWTQvYPNzLzge865DwwJEy+TsB97af7wMCh iZlUvvvgPiIGJybvINKoOcj1GZ8qfyB//s8L11AJs+7xvTTeJ1/Zzku4VzgH3iCZ2X6U QQkuuMmHgF7h/4SHpv1ymesgs3xe5KvWTJXDMIhftIz8lTsnbt1luI/wMe95rNdPOVf8 bSBAlhuTKLwV1Pb8Mti376vAVc2oyZDim9i04AifRYtovsiJJNZJf+uITteRjNc8CA/Q dl7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=vI8YqqKcXktedOAGLeZERD8rAd0nP+pqAjbu/FSarKs=; b=VLIP8bJtqzavt0HMYDTfgIeCt7sn3PjT+l8/ZZ/0xb8cU3IaHcHc3oB+1ItUnOTJtT jyMxTLHStzMhMPNy62SqZdXzdjio+BvAICbjeu4Gcfr2HZneX+2/f0f29CeBDdbd2Ry1 Ia/jBYiinMqJThbZouLqODEY7tuPJwveyiJl6qmWxYICrNepJoUilSlYVF2HMwrGUaor fbR3EaByr3/cplUWO5wpGzFlFfA0q3HW3Kqi4BZ8z/TG4fXWEXKrFGCAbebx8UCTruXV lw+wznqEG4ooFNUmwbDJ05vQpNPUOygCHiRffrk3247E/V1GaB1xslXrWmpoynv6yfhX PO0g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@mint.lgbt header.s=dkim header.b=HL8yp5ia; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n3-20020a170903110300b00181dc40f516si7364995plh.146.2022.12.15.08.57.27; Thu, 15 Dec 2022 08:57:36 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@mint.lgbt header.s=dkim header.b=HL8yp5ia; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230252AbiLOQOO (ORCPT + 68 others); Thu, 15 Dec 2022 11:14:14 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43616 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230018AbiLOQNk (ORCPT ); Thu, 15 Dec 2022 11:13:40 -0500 Received: from amity.mint.lgbt (vmi888983.contaboserver.net [149.102.157.145]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9171036D50 for ; Thu, 15 Dec 2022 08:13:34 -0800 (PST) Received: from amity.mint.lgbt (mx.mint.lgbt [127.0.0.1]) by amity.mint.lgbt (Postfix) with ESMTP id 4NXy2h3dpTz1S5Ct for ; Thu, 15 Dec 2022 11:13:32 -0500 (EST) Authentication-Results: amity.mint.lgbt (amavisd-new); dkim=pass (2048-bit key) reason="pass (just generated, assumed good)" header.d=mint.lgbt DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=mint.lgbt; h= content-transfer-encoding:mime-version:references:in-reply-to :x-mailer:message-id:date:subject:to:from; s=dkim; t=1671120811; x=1671984812; bh=Wvkp7XqnYI/KAj+VguaGEn8xLi6HtdKgx0xwpSAWqY8=; b= HL8yp5iaJ8VXElmsaJAPxEsH6ll3DHdqCXexo3uX9V4cOuemYTrVWJ+qmO2GTE4D 6/7VKqSYnMcP67KvxO4nvQt09WGVDUbQewq7bgx0MHkYuGaR68+J3XgXxOzq6nW2 dQkyRoU6xiVzfiaCdGT6dGtQbIVe1nJ10tozuy3pXtrW9gSKSIYptCRuVJPPQLyi VHPVCkqz3wDChh5b9FqP+IT0SdvJ5AY7HwAX5u7gB8iYzSdwBPgTf+SE0DtnrPmb 7L5mjJfd6aovhgMf60G3sVTS9Z27kCaPeZF/tJnHf3nCScsjpwQonrWWC9b29Dy2 y6AFooZ+j8h1uL5mi3p3OQ== X-Virus-Scanned: amavisd-new at amity.mint.lgbt Received: from amity.mint.lgbt ([127.0.0.1]) by amity.mint.lgbt (amity.mint.lgbt [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id ZzLLS52Ku_mO for ; Thu, 15 Dec 2022 11:13:31 -0500 (EST) Received: from dorothy.. (unknown [190.196.92.66]) by amity.mint.lgbt (Postfix) with ESMTPSA id 4NXy2Y235mz1S5D0; Thu, 15 Dec 2022 11:13:25 -0500 (EST) From: Lux Aliaga To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Kees Cook , Tony Luck , "Guilherme G. Piccoli" Cc: Lux Aliaga , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-hardening@vger.kernel.org Subject: [PATCH v2 4/4] arm64: dts: qcom: sm6125: Initial support for xiaomi-laurel-sprout Date: Thu, 15 Dec 2022 13:12:57 -0300 Message-Id: <20221215161258.355962-4-they@mint.lgbt> X-Mailer: git-send-email 2.38.1 In-Reply-To: <20221215161258.355962-1-they@mint.lgbt> References: <20221215161258.355962-1-they@mint.lgbt> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This commit implements support for the Xiaomi Mi A3 (xiaomi-laurel-sprout). Here's a summary on what's working. - dmesg output to bootloader preconfigured display - USB - UFS - SMD RPM regulators Signed-off-by: Lux Aliaga --- arch/arm64/boot/dts/qcom/Makefile | 1 + .../dts/qcom/sm6125-xiaomi-laurel-sprout.dts | 252 ++++++++++++++++++ 2 files changed, 253 insertions(+) create mode 100644 arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.= dts diff --git a/arch/arm64/boot/dts/qcom/Makefile b/arch/arm64/boot/dts/qcom= /Makefile index 3e79496292e7..2b2a0170db14 100644 --- a/arch/arm64/boot/dts/qcom/Makefile +++ b/arch/arm64/boot/dts/qcom/Makefile @@ -157,6 +157,7 @@ dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-lenovo-yoga-c630.= dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sdm850-samsung-w737.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm4250-oneplus-billie2.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6125-sony-xperia-seine-pdx201.dtb +dtb-$(CONFIG_ARCH_QCOM) +=3D sm6125-xiaomi-laurel-sprout.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6350-sony-xperia-lena-pdx213.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm6375-sony-xperia-murray-pdx225.dtb dtb-$(CONFIG_ARCH_QCOM) +=3D sm7225-fairphone-fp4.dtb diff --git a/arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts b/a= rch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts new file mode 100644 index 000000000000..5dc06209d9c0 --- /dev/null +++ b/arch/arm64/boot/dts/qcom/sm6125-xiaomi-laurel-sprout.dts @@ -0,0 +1,252 @@ +// SPDX-License-Identifier: BSD-3-Clause +/* + * Copyright (c) 2022, Lux Aliaga + */ + +/dts-v1/; + +#include "sm6125.dtsi" +#include +#include +#include + +/ { + /* required for bootloader to select correct board */ + qcom,msm-id =3D <0x18a 0x00>; /* sm6125 v1 */ + qcom,board-id =3D <0x0b 0x00>; + + model =3D "Xiaomi Mi A3"; + compatible =3D "xiaomi,laurel-sprout", "qcom,sm6125"; + chassis-type =3D "handset"; + + chosen { + #address-cells =3D <2>; + #size-cells =3D <2>; + ranges; + + framebuffer0: framebuffer@5c000000 { + compatible =3D "simple-framebuffer"; + reg =3D <0 0x5c000000 0 (1560 * 720 * 4)>; + width =3D <720>; + height =3D <1560>; + stride =3D <(720 * 4)>; + format =3D "a8r8g8b8"; + }; + }; + + extcon_usb: usb-id { + compatible =3D "linux,extcon-usb-gpio"; + id-gpio =3D <&tlmm 102 GPIO_ACTIVE_HIGH>; + }; + + reserved-memory { + #address-cells =3D <2>; + #size-cells =3D <2>; + debug_mem: memory@ffb00000 { + reg =3D <0x0 0xffb00000 0x0 0xc0000>; + no-map; + }; + + last_log_mem: memory@ffbc0000 { + reg =3D <0x0 0xffbc0000 0x0 0x80000>; + no-map; + }; + + pstore_mem: ramoops@ffc00000 { + compatible =3D "ramoops"; + reg =3D <0x0 0xffc40000 0x0 0xc0000>; + record-size =3D <0x1000>; + console-size =3D <0x40000>; + msg-size =3D <0x20000 0x20000>; + }; + + cmdline_mem: memory@ffd00000 { + reg =3D <0x0 0xffd40000 0x0 0x1000>; + no-map; + }; + }; +}; + +&rpm_requests { + regulators-0 { + compatible =3D "qcom,rpm-pm6125-regulators"; + + vreg_s6a: s6 { + regulator-min-microvolt =3D <936000>; + regulator-max-microvolt =3D <1422000>; + }; + + vreg_l1a: l1 { + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1256000>; + }; + + vreg_l2a: l2 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1056000>; + }; + + vreg_l3a: l3 { + regulator-min-microvolt =3D <1000000>; + regulator-max-microvolt =3D <1064000>; + }; + + vreg_l4a: l4 { + regulator-min-microvolt =3D <872000>; + regulator-max-microvolt =3D <976000>; + }; + + vreg_l5a: l5 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <3104000>; + }; + + vreg_l6a: l6 { + regulator-min-microvolt =3D <576000>; + regulator-max-microvolt =3D <656000>; + }; + + vreg_l7a: l7 { + regulator-min-microvolt =3D <872000>; + regulator-max-microvolt =3D <976000>; + }; + + vreg_l8a: l8 { + regulator-min-microvolt =3D <400000>; + regulator-max-microvolt =3D <728000>; + }; + + vreg_l9a: l9 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1896000>; + }; + + vreg_l10a: l10 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1896000>; + }; + + vreg_l11a: l11 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1952000>; + }; + + vreg_l12a: l12 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1996000>; + }; + + vreg_l13a: l13 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1832000>; + }; + + vreg_l14a: l14 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1904000>; + }; + + vreg_l15a: l15 { + regulator-min-microvolt =3D <3104000>; + regulator-max-microvolt =3D <3232000>; + }; + + vreg_l16a: l16 { + regulator-min-microvolt =3D <1800000>; + regulator-max-microvolt =3D <1904000>; + }; + + vreg_l17a: l17 { + regulator-min-microvolt =3D <1248000>; + regulator-max-microvolt =3D <1304000>; + }; + + vreg_l18a: l18 { + regulator-min-microvolt =3D <1200000>; + regulator-max-microvolt =3D <1264000>; + }; + + vreg_l19a: l19 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <2952000>; + }; + + vreg_l20a: l20 { + regulator-min-microvolt =3D <1648000>; + regulator-max-microvolt =3D <2952000>; + }; + + vreg_l21a: l21 { + regulator-min-microvolt =3D <2600000>; + regulator-max-microvolt =3D <2856000>; + }; + + vreg_l22a: l22 { + regulator-min-microvolt =3D <2944000>; + regulator-max-microvolt =3D <3304000>; + }; + + vreg_l23a: l23 { + regulator-min-microvolt =3D <3000000>; + regulator-max-microvolt =3D <3400000>; + }; + + vreg_l24a: l24 { + regulator-min-microvolt =3D <2944000>; + regulator-max-microvolt =3D <3304000>; + }; + }; +}; + +&hsusb_phy1 { + status =3D "okay"; +}; + +&sdc2_off_state { + sd-cd-pins { + pins =3D "gpio98"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-disable; + }; +}; + +&sdc2_on_state { + sd-cd-pins { + pins =3D "gpio98"; + function =3D "gpio"; + drive-strength =3D <2>; + bias-pull-up; + }; +}; + +&ufs_mem_hc { + vcc-supply =3D <&vreg_l24a>; + vccq2-supply =3D <&vreg_l11a>; + vcc-max-microamp =3D <600000>; + vccq2-max-microamp =3D <600000>; + + status =3D "okay"; +}; + +&ufs_mem_phy { + vdda-phy-supply =3D <&vreg_l4a>; + vdda-pll-supply =3D <&vreg_l10a>; + vdda-phy-max-microamp =3D <51400>; + vdda-pll-max-microamp =3D <14200>; + vddp-ref-clk-supply =3D <&vreg_l18a>; + + status =3D "okay"; +}; + +&tlmm { + gpio-reserved-ranges =3D <22 2>, <28 6>; +}; + +&usb3 { + status =3D "okay"; +}; + +&usb3_dwc3 { + extcon =3D <&extcon_usb>; +}; --=20 2.38.1