Received: by 2002:a05:6358:f14:b0:e5:3b68:ec04 with SMTP id b20csp3748490rwj; Tue, 20 Dec 2022 01:04:27 -0800 (PST) X-Google-Smtp-Source: AA0mqf6NyHeIAVWub7n2esu0U/nbaA+twGE4BdMVeFX0gdPhVnzuRX59lhcrl9nBfQDK3P/Mmb5h X-Received: by 2002:a05:6402:3908:b0:462:8a68:139f with SMTP id fe8-20020a056402390800b004628a68139fmr36501789edb.3.1671527067043; Tue, 20 Dec 2022 01:04:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671527067; cv=none; d=google.com; s=arc-20160816; b=U9WXpuMTgR5EUpgAr3fkdjpQq9l167kjErExSCI+to0RyL1vJIjnwub2w5G8Sl8ED0 h0N9Ix88/hNqEVUDba8pd3sN5KAmOVzg3Av7fEtAzim7fag1w4Nych8iRumX+E0pIatY C+swjDFbDSltuVXcgUvJD3iRhg8Ke8qyW3b17qXurn0WoYSGv6IcGeLW/3/l6nQkQ2V1 ADpkDJ7bkFtGAXMVbRnplwb0PLWb75tCf8lpd3H68uXyEPhcSfiSo7KRPRI+r3AE6T+d wOF8SqRJpzvhb1hxCVmunob18xAsNxRENEY58MEyQzv/x71Zb1L6zXon8ekCKovHg2/5 5DrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:reply-to:message-id:subject:cc:to:from:date :dkim-signature; bh=JWiyIl6BXIXyF9hhKCYs/plC5xaikdyyvdOwdu+/nhg=; b=GtSHBTj9axz+h1YbNWjc7itwTc+AzM9nB9zIzGaSMTjaQUR6g+BrYAP9KNLONir47G gScnTfms+Qe7CuebUXqCKaGSYLP5D/TvBwwI/dyq813Ea5iv2aGCFcMFolOCqQwlvhro YUlO0fMA7HT+8IezacJTxZa0gJCRGEelbyLeUyz+NvR3m6KS8ZOu9r7tuLrxTqEHYpns rXZ2Fc8oXfuQMas/lKxiiOT73vteZMJdi+lOuDXkj4kToPf0R9tjGrjaixyC+B6vtMYM pfn/ujBoFBglYVCPfJvRGnztPlwjo9bfK4DZ2Dd/o6KgbqvJMqr//uBG2dExqRhplEJ4 ot6A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=XzCCj1cd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a4-20020aa7cf04000000b0047338d1bfb8si9466783edy.157.2022.12.20.01.04.10; Tue, 20 Dec 2022 01:04:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=XzCCj1cd; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233118AbiLTIcP (ORCPT + 70 others); Tue, 20 Dec 2022 03:32:15 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45764 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232836AbiLTIcL (ORCPT ); Tue, 20 Dec 2022 03:32:11 -0500 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 10217178AF; Tue, 20 Dec 2022 00:32:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1671525131; x=1703061131; h=date:from:to:cc:subject:message-id:reply-to:references: mime-version:in-reply-to; bh=C/hTgZEZo75zb+BTntVx1WXDyCh8QkxVDLKYtiG9wWc=; b=XzCCj1cdQxYn9sfVK7WwvHnRWwimlxtdsSvGxItQ+7jH4g5UhAj0yYWk j7OFG2vSIalIlkwRJXp6IL1IW+EQN+gsJ4Lw/ZwC5EzSsEpzsax+h49qk i322D/urwq655wbJS5+KEDhY5McRlQ0YddIs27fzH/Lqcy7/2ot5HRIjR GF6In/1O86HWJ37BMKiI/KWySczgJuTJJ6AyajIrjFtLefnl2ZVcyoZZ2 CjV+oqKg3oa1Vmc9LBr8fyQOpO7qYfbKQGIR8u/Jv1hXecY30nnmgpYWd e3MHX6KOmSHAqXWE6DN4CT+jCdT8xqUKYq6DUoOHCQTGx9+TjjXb/cCWg g==; X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="299902622" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="asc'?scan'208";a="299902622" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 20 Dec 2022 00:31:52 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6500,9779,10566"; a="650908730" X-IronPort-AV: E=Sophos;i="5.96,258,1665471600"; d="asc'?scan'208";a="650908730" Received: from zhen-hp.sh.intel.com (HELO zhen-hp) ([10.239.159.108]) by orsmga002.jf.intel.com with ESMTP; 20 Dec 2022 00:31:48 -0800 Date: Tue, 20 Dec 2022 16:29:50 +0800 From: Zhenyu Wang To: Paulo Miguel Almeida Cc: Zhi Wang , Jani Nikula , Joonas Lahtinen , Rodrigo Vivi , Tvrtko Ursulin , David Airlie , Daniel Vetter , intel-gvt-dev@lists.freedesktop.org, intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-hardening@vger.kernel.org Subject: Re: [PATCH] [next] i915/gvt: Replace one-element array with flexible-array member Message-ID: <20221220082950.GF30028@zhen-hp.sh.intel.com> Reply-To: Zhenyu Wang References: MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha1; protocol="application/pgp-signature"; boundary="WVf18ZLo9bznw8Mz" Content-Disposition: inline In-Reply-To: X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --WVf18ZLo9bznw8Mz Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On 2022.12.20 16:41:15 +1300, Paulo Miguel Almeida wrote: > One-element arrays are deprecated, and we are replacing them with > flexible array members instead. So, replace one-element array with > flexible-array member in struct gvt_firmware_header and refactor the > rest of the code accordingly. >=20 > Additionally, previous implementation was allocating 8 bytes more than > required to represent firmware_header + cfg_space data + mmio data. >=20 > This helps with the ongoing efforts to tighten the FORTIFY_SOURCE > routines on memcpy() and help us make progress towards globally > enabling -fstrict-flex-arrays=3D3 [1]. >=20 > Link: https://github.com/KSPP/linux/issues/79 > Link: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=3D101836 [1] > Signed-off-by: Paulo Miguel Almeida > --- > To make reviewing this patch easier, I'm pasting before/after struct > sizes. >=20 > pahole -C gvt_firmware_header before/drivers/gpu/drm/i915/gvt/firmware.o= =20 > struct gvt_firmware_header { > u64 magic; /* 0 8 */ > u32 crc32; /* 8 4 */ > u32 version; /* 12 4 */ > u64 cfg_space_size; /* 16 8 */ > u64 cfg_space_offset; /* 24 8 */ > u64 mmio_size; /* 32 8 */ > u64 mmio_offset; /* 40 8 */ > unsigned char data[1]; /* 48 1 */ >=20 > /* size: 56, cachelines: 1, members: 8 */ > /* padding: 7 */ > /* last cacheline: 56 bytes */ > }; >=20 > pahole -C gvt_firmware_header after/drivers/gpu/drm/i915/gvt/firmware.o= =20 > struct gvt_firmware_header { > u64 magic; /* 0 8 */ > u32 crc32; /* 8 4 */ > u32 version; /* 12 4 */ > u64 cfg_space_size; /* 16 8 */ > u64 cfg_space_offset; /* 24 8 */ > u64 mmio_size; /* 32 8 */ > u64 mmio_offset; /* 40 8 */ > unsigned char data[]; /* 48 0 */ >=20 > /* size: 48, cachelines: 1, members: 8 */ > /* last cacheline: 48 bytes */ > }; >=20 > As you can see the additional byte of the fake-flexible array (data[1]) > forced the compiler to pad the struct but those bytes aren't actually used > as first & last bytes (of both cfg_space and mmio) are controlled by the > <>_size and <>_offset members present in the gvt_firmware_header struct. > --- > drivers/gpu/drm/i915/gvt/firmware.c | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) >=20 > diff --git a/drivers/gpu/drm/i915/gvt/firmware.c b/drivers/gpu/drm/i915/g= vt/firmware.c > index a683c22d5b64..dce93738e98a 100644 > --- a/drivers/gpu/drm/i915/gvt/firmware.c > +++ b/drivers/gpu/drm/i915/gvt/firmware.c > @@ -45,7 +45,7 @@ struct gvt_firmware_header { > u64 cfg_space_offset; /* offset in the file */ > u64 mmio_size; > u64 mmio_offset; /* offset in the file */ > - unsigned char data[1]; > + unsigned char data[]; > }; > =20 > #define dev_to_drm_minor(d) dev_get_drvdata((d)) > @@ -77,7 +77,7 @@ static int expose_firmware_sysfs(struct intel_gvt *gvt) > unsigned long size, crc32_start; > int ret; > =20 > - size =3D sizeof(*h) + info->mmio_size + info->cfg_space_size; > + size =3D offsetof(struct gvt_firmware_header, data) + info->mmio_size += info->cfg_space_size; > firmware =3D vzalloc(size); > if (!firmware) > return -ENOMEM; > --=20 Looks good to me. Reviewed-by: Zhenyu Wang Thanks! --WVf18ZLo9bznw8Mz Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iF0EARECAB0WIQTXuabgHDW6LPt9CICxBBozTXgYJwUCY6FyfgAKCRCxBBozTXgY J4H/AJ0TiZ3MGB5514oDdiz4Nwdq5iOREwCfdiEwH2G89X6y35mKtGCBryNZ02g= =O2Zy -----END PGP SIGNATURE----- --WVf18ZLo9bznw8Mz--