Received: by 2002:a05:6358:f14:b0:e5:3b68:ec04 with SMTP id b20csp328101rwj; Thu, 22 Dec 2022 08:13:19 -0800 (PST) X-Google-Smtp-Source: AMrXdXtDoSXnVj7F5RMGXfj9SAxoKgi0jKGCy9jrSVDifm0Uqk3kQhEvfee4Kvx1ai3xks2o9ObQ X-Received: by 2002:a05:6a20:d39a:b0:b0:2b4f:a9d9 with SMTP id iq26-20020a056a20d39a00b000b02b4fa9d9mr8204322pzb.5.1671725599656; Thu, 22 Dec 2022 08:13:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671725599; cv=none; d=google.com; s=arc-20160816; b=DMUkpq7udn2d7kRqg3l7SOIfmwMrc/BID4kErnxrGN3c7xGVWWEaJ95d6kHeucQX9v irgzBTs9Mg4JKW5OeWFfGaXiPx8BpqZtq0mA9xtm6AHBAJ5IQvcczT2Mb6zg9MijnaOk iA/0qrQpepIAoSYHPTb4oz+l4sGBL7smNGhg26hPb/thXjDwtx0k32AAv1UrraeeiSGt vzUzAHyj8Q52iLGb5bWTvZ71NIMO1RTl7Va3wfhamHp6aHj+tWb4Gi6jjJBjhJ7+NluQ QnfSW8uPPhkcNc6T6uEb1M+ZG1cdInHUBLoOFbmLCXAteVQXJ8yz1JTtLIZ4vpHnGABU 0eOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:subject:message-id:date:from:in-reply-to :references:mime-version:dkim-signature; bh=pd8J2dbi+nJa0nIAVQiZbGW+egYRsIjDjMr2P+LE6ac=; b=JJqA345sG3V4OH65Swx8qdY1kxygzdWzEYiYBF2AbkbQaLUpDn1OhTQSPnamjeatW1 fSJFaq/1fxdDZgu93TYRy6GkR/nE9GFKj+qM7KEwmPDyVgPcqg++wsPthvhxmQpF3G6A nWjPqCQKIYUV4oC1MBdNAmYyDst5VIyA9avvRVNs5LqQx7WzVH/H+gobap50OLKPdsjj 3s3oK6lvKeCHASjyA8/eH3LuFXhVFUiA8GRgLpktkWbcpnwe8KC9u7jpq0EWWGgWdyqi CGRZZONWnZqCh73Ji0RMpfjZJ/73zPJivPhp77v+u5U+EXuUZjCIyetThc/BSWrJIC3U 1DNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="jbNC/iaF"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q12-20020a6557cc000000b0047751f6c725si1173120pgr.159.2022.12.22.08.13.10; Thu, 22 Dec 2022 08:13:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="jbNC/iaF"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235230AbiLVQG3 (ORCPT + 68 others); Thu, 22 Dec 2022 11:06:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34376 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230240AbiLVQGV (ORCPT ); Thu, 22 Dec 2022 11:06:21 -0500 Received: from mail-pl1-x62f.google.com (mail-pl1-x62f.google.com [IPv6:2607:f8b0:4864:20::62f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7B9172A528 for ; Thu, 22 Dec 2022 08:06:19 -0800 (PST) Received: by mail-pl1-x62f.google.com with SMTP id d3so2408021plr.10 for ; Thu, 22 Dec 2022 08:06:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=pd8J2dbi+nJa0nIAVQiZbGW+egYRsIjDjMr2P+LE6ac=; b=jbNC/iaFj19aD9UAvXbaxGHFITNg/Oj13sTSy6nq0qcRIcNCqRgD22hu4q3750DMBB sGtesb8aHe3Abg3JriFsX0FlA2qiL85lQgcm5RLsguxSk2RggrkPRH5rxcKTy4kCTOOu 0q+qe96uDDe32oSEIX0oNaQ2fxssFQE/X7/hbkGrVfRRZ/nCTJff2+P00kbhkg+/ydmg cqM1NE4qKxxinOCaOguLjDXZOBGJ0XIilHYe7Lu9DeGvMzvPbuLxu6H4iivb3sCKbX8x WG/Kpa1a0apkv33M+emZvyfd5F7lxGhgVaQ8Q52vxLT1PySXYTimlQiT8p/kKu92mN1M 9DPw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=pd8J2dbi+nJa0nIAVQiZbGW+egYRsIjDjMr2P+LE6ac=; b=gWRaG+l2COZn6zY+TF0iQm1rt4oVV7PO30HBXLO+g+FPB1EYcGoxkIbBvqYX1s1H2V QXohTDUuKU7cPPiis9cjtDsiSFvuQk95HAnVYqdXMjvhHsCp9lKoc2230JIGkQYZv2dJ IrqtN8/RdxcVBAO1bP4Z/zR2gyrk0w8uH4pIQFP9ol5z3TYiaCtvOvY4uLvR+3cLNtdk zdKWmE4gLM5CL4sAvMm1HYCMDoXOaMJ4XajfSAua8B1mCA+Y2bp8sscEylRaUn665bvD dOKgZIy02YI9khJj8IsljYQgzcTG8+KLdRnWUBE20qFZq7T/PCjR3QqtAMHqtG29tbZW OpWg== X-Gm-Message-State: AFqh2krFrHHYNZlAkjw5wz+ZtPeCiQBN9NuAdOXRnLfXVPH2oL7dmVOv FSmeI498fflzzNUaDUFP5YSN8blFqVkRWYYhT+czSQ== X-Received: by 2002:a17:90a:be0c:b0:219:ef02:a5eb with SMTP id a12-20020a17090abe0c00b00219ef02a5ebmr636078pjs.84.1671725178987; Thu, 22 Dec 2022 08:06:18 -0800 (PST) MIME-Version: 1.0 References: <1671642843-5244-1-git-send-email-quic_akhilpo@quicinc.com> <20221221224338.v4.4.I96e0bf9eaf96dd866111c1eec8a4c9b70fd7cbcb@changeid> In-Reply-To: <20221221224338.v4.4.I96e0bf9eaf96dd866111c1eec8a4c9b70fd7cbcb@changeid> From: Ulf Hansson Date: Thu, 22 Dec 2022 17:05:42 +0100 Message-ID: Subject: Re: [PATCH v4 4/5] drm/msm/a6xx: Remove cx gdsc polling using 'reset' To: Akhil P Oommen Cc: freedreno , dri-devel@lists.freedesktop.org, linux-arm-msm@vger.kernel.org, Rob Clark , Bjorn Andersson , Stephen Boyd , Philipp Zabel , Abhinav Kumar , Chia-I Wu , Daniel Vetter , David Airlie , Dmitry Baryshkov , Douglas Anderson , Konrad Dybcio , Sean Paul , linux-kernel@vger.kernel.org Content-Type: text/plain; charset="UTF-8" X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, 21 Dec 2022 at 18:14, Akhil P Oommen wrote: > > Remove the unused 'reset' interface which was supposed to help to ensure > that cx gdsc has collapsed during gpu recovery. This is was not enabled > so far due to missing gpucc driver support. Similar functionality using > genpd framework will be implemented in the upcoming patch. > > This effectively reverts commit 1f6cca404918 > ("drm/msm/a6xx: Ensure CX collapse during gpu recovery"). > > Signed-off-by: Akhil P Oommen Reviewed-by: Ulf Hansson Kind regards Uffe > --- > > (no changes since v3) > > Changes in v3: > - Updated commit msg (Philipp) > > drivers/gpu/drm/msm/adreno/a6xx_gpu.c | 4 ---- > drivers/gpu/drm/msm/msm_gpu.c | 4 ---- > drivers/gpu/drm/msm/msm_gpu.h | 4 ---- > 3 files changed, 12 deletions(-) > > diff --git a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > index 36c8fb699b56..4b16e75dfa50 100644 > --- a/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > +++ b/drivers/gpu/drm/msm/adreno/a6xx_gpu.c > @@ -10,7 +10,6 @@ > > #include > #include > -#include > #include > > #define GPU_PAS_ID 13 > @@ -1298,9 +1297,6 @@ static void a6xx_recover(struct msm_gpu *gpu) > /* And the final one from recover worker */ > pm_runtime_put_sync(&gpu->pdev->dev); > > - /* Call into gpucc driver to poll for cx gdsc collapse */ > - reset_control_reset(gpu->cx_collapse); > - > pm_runtime_use_autosuspend(&gpu->pdev->dev); > > if (active_submits) > diff --git a/drivers/gpu/drm/msm/msm_gpu.c b/drivers/gpu/drm/msm/msm_gpu.c > index 30ed45af76ad..97e1319d4577 100644 > --- a/drivers/gpu/drm/msm/msm_gpu.c > +++ b/drivers/gpu/drm/msm/msm_gpu.c > @@ -16,7 +16,6 @@ > #include > #include > #include > -#include > #include > > /* > @@ -933,9 +932,6 @@ int msm_gpu_init(struct drm_device *drm, struct platform_device *pdev, > if (IS_ERR(gpu->gpu_cx)) > gpu->gpu_cx = NULL; > > - gpu->cx_collapse = devm_reset_control_get_optional_exclusive(&pdev->dev, > - "cx_collapse"); > - > gpu->pdev = pdev; > platform_set_drvdata(pdev, &gpu->adreno_smmu); > > diff --git a/drivers/gpu/drm/msm/msm_gpu.h b/drivers/gpu/drm/msm/msm_gpu.h > index 651786bc55e5..fa9e34d02c91 100644 > --- a/drivers/gpu/drm/msm/msm_gpu.h > +++ b/drivers/gpu/drm/msm/msm_gpu.h > @@ -13,7 +13,6 @@ > #include > #include > #include > -#include > > #include "msm_drv.h" > #include "msm_fence.h" > @@ -282,9 +281,6 @@ struct msm_gpu { > bool hw_apriv; > > struct thermal_cooling_device *cooling; > - > - /* To poll for cx gdsc collapse during gpu recovery */ > - struct reset_control *cx_collapse; > }; > > static inline struct msm_gpu *dev_to_gpu(struct device *dev) > -- > 2.7.4 >