Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Sean Anderson <sean.anderson@seco.com>
To:     David Airlie <airlied@gmail.com>, Daniel Vetter <daniel@ffwll.ch>,
        dri-devel@lists.freedesktop.org
Cc:     Xinwei Kong <kong.kongxinwei@hisilicon.com>,
        Chen Feng <puck.chen@hisilicon.com>,
        Tian Tao <tiantao6@hisilicon.com>,
        Xinliang Liu <xinliang.liu@linaro.org>,
        linux-kernel@vger.kernel.org, John Stultz <jstultz@google.com>,
        Sean Anderson <sean.anderson@seco.com>
Subject: [PATCH] drm: kirin: Enable COMPILE_TEST
Date:   Thu, 22 Dec 2022 16:34:26 -0500
Message-Id: <20221222213426.1858941-1-sean.anderson@seco.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Ft1FvPM11QnO970QRasv6Vp+L+DFPgYfmaGwfU/ngcguxOlgQQyef48Nyj1X?=
 =?us-ascii?Q?XDDmB7mgnW0lUM23KeIpLgbn1NJt63ADDbMgn9qb1hsrFOWTsQbsqRGd+ZhH?=
 =?us-ascii?Q?D3EAQRQeBzL24zvSDwHnUi7Ma3WaW5Toyk+7XqNOGlTIXspfmmK5Rz3czj0Z?=
 =?us-ascii?Q?lPeeNZKRSa6uI6zj/EJIOc6gGGoAbbmSl6qiGykegJrg5hZuOg90zbw1dOFK?=
 =?us-ascii?Q?RSE4LPadOQBgGLBbfeNKX0JaCte61sTXypD3Rynli2grk2Or92/KXPUub7Zj?=
 =?us-ascii?Q?3XFphtmVkSYNTdP0hbW2093H8ZiHIKfrL7ShcXVWy8IFlvNJf2lTd4luSvOl?=
 =?us-ascii?Q?3eLvW04A2yHmWhQr4UxYFg31TyhlHBXZ1BDidkEyHF3tK8a/lY77bDPevQH7?=
 =?us-ascii?Q?/jrHKvfYwk360mnPfPLWiR1GRkRwc7+kmnQY8aNoUMR7MqXTXOKePnAgbBFO?=
 =?us-ascii?Q?/mdNOL+nyNDBMq0fAQun6yIAoTnzgj7pSPswDRlqiIXcEM/yPFGjJ0h6Z1O7?=
 =?us-ascii?Q?OFHHEJwNHy14+IPSfHJfv6+0I/OnVmv3CQ9rf6CMPqvLbdgKueS7jnG3YMo3?=
 =?us-ascii?Q?4gCiepv3VWF3ZNYko5PvtTVqhhaxqIXy95Ez5VWs6po1HhsierAVnVj8MM2G?=
 =?us-ascii?Q?gQOoT5aaS2Dr/Y8nElLifQCpI0c8KyxlVy+jrmVAZ87baX4cLDqdguBSNGhk?=
 =?us-ascii?Q?uO5LjwnSP3TRDwe0TSfxeDjcwg6p5I6egXyultrgl1wcNShn3uRsvnvLco/R?=
 =?us-ascii?Q?aGZBh50ThMcs8rJapCPzqrS2dTlWsCkBgh4xL0pCfH/FNblScU6gMQW4/QvY?=
 =?us-ascii?Q?Kd9Bvs8BkS+jMP7Y3+0eI8fZ6c5dLf+1NG9p1JWFQw+su1VXp+6jy9bb/uBn?=
 =?us-ascii?Q?Lo3ZnAUMvaXkgH51X18DKm8BxjNQnaMdnjgx1l3YgNyz553vtv/ZJEEyPeN+?=
 =?us-ascii?Q?ebCklvUAhp+YZp+zInNxz/4c5b4ANa8sVU+Mdfl/Ad9eB1MqwcfW+K1UYR4V?=
 =?us-ascii?Q?MfMzhoKzT/bk4Hu8AcsNd5XWtO8ONSGtvNzF/94OuZcFYv01PpSVHIZtoAwF?=
 =?us-ascii?Q?zhwVyHcbNjvkEFxI9ffjm/os4WsW/X8kGGBFZbwljTJ9FHtIPwIt/yEFUh3q?=
 =?us-ascii?Q?j9KF20alnGfzxPMmUwNlB543Whp0RvLk4hNFkbKm2KsKenXZDcweQfulpxs8?=
 =?us-ascii?Q?0FLpGv+1HFP/MxjcnsdW0Q6RVYGdLaQJqncgBq0Soq7sRT/+k+ykCEyxnQsQ?=
 =?us-ascii?Q?ijKr3LUO0kXTV8J4D2k1tiv3Nz8QX/tut9AEsqT3y+GChkBUKTMRtIeuraow?=
 =?us-ascii?Q?heyCoy6D7O1tOsjzE2U+oIIqHHjIAIYUZzuDHIGucsAt3KGs032kZ0y8mv4o?=
 =?us-ascii?Q?zX+cSIzV98DUV6153nhIvg+kaefc9Po1Nj0X0C9p2p0G0RcDR8PGN/qbC8v0?=
 =?us-ascii?Q?FrXbgjOOTZEolCPWieDpP2jEJ3uXW9inwmcglqNlFFmsvrv3698/UF0tzWxz?=
 =?us-ascii?Q?nqIwzT5NG8LUDVZgPKib95HnQRe8w7NvGzUifXpWzUy7oxkrXzVGLvWvyceC?=
 =?us-ascii?Q?BHopSugifJO7x2z5GiLeU9VhAcHYGL0R/N/oGEeDAVdqVAAPxCNi9Hce4Llx?=
 =?us-ascii?Q?Qg=3D=3D?=
X-OriginatorOrg: seco.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 499c05fa-5abc-4255-44a0-08dae4645983
X-MS-Exchange-CrossTenant-AuthSource: AS8PR03MB8832.eurprd03.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 Dec 2022 21:34:47.6608
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: bebe97c3-6438-442e-ade3-ff17aa50e733
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: pLT33stOMkYsEGesqfOCz32YF4LAieA4fYm2xeHxQK6L1ZylTZ2/iPPJwMsw6ED5R0/zS2s34nQbW1XC6l0+TQ==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR03MB7587
X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,
        RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS autolearn=ham
        autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Use macros for 64-bit operations. This allows compile-testing this
driver on 32-bit arches, so enable it.

Signed-off-by: Sean Anderson <sean.anderson@seco.com>
---

 drivers/gpu/drm/hisilicon/kirin/Kconfig      |  2 +-
 drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c | 10 +++++-----
 2 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/hisilicon/kirin/Kconfig b/drivers/gpu/drm/hisilicon/kirin/Kconfig
index c5265675bf0c..0772f79567ef 100644
--- a/drivers/gpu/drm/hisilicon/kirin/Kconfig
+++ b/drivers/gpu/drm/hisilicon/kirin/Kconfig
@@ -1,7 +1,7 @@
 # SPDX-License-Identifier: GPL-2.0-only
 config DRM_HISI_KIRIN
 	tristate "DRM Support for Hisilicon Kirin series SoCs Platform"
-	depends on DRM && OF && ARM64
+	depends on DRM && OF && (ARM64 || COMPILE_TEST)
 	select DRM_KMS_HELPER
 	select DRM_GEM_DMA_HELPER
 	select DRM_MIPI_DSI
diff --git a/drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c b/drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c
index d9978b79828c..1cfeffefd4b4 100644
--- a/drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c
+++ b/drivers/gpu/drm/hisilicon/kirin/dw_drm_dsi.c
@@ -157,8 +157,8 @@ static u32 dsi_calc_phy_rate(u32 req_kHz, struct mipi_phy_params *phy)
 			q_pll = 0x10 >> (7 - phy->hstx_ckg_sel);
 
 		temp = f_kHz * (u64)q_pll * (u64)ref_clk_ps;
-		m_n_int = temp / (u64)1000000000;
-		m_n = (temp % (u64)1000000000) / (u64)100000000;
+		m_n_int = div_u64_rem(temp, 1000000000, &m_n);
+		m_n /= 100000000;
 
 		if (m_n_int % 2 == 0) {
 			if (m_n * 6 >= 50) {
@@ -229,8 +229,8 @@ static u32 dsi_calc_phy_rate(u32 req_kHz, struct mipi_phy_params *phy)
 			phy->pll_fbd_div5f = 1;
 		}
 
-		f_kHz = (u64)1000000000 * (u64)m_pll /
-			((u64)ref_clk_ps * (u64)n_pll * (u64)q_pll);
+		f_kHz = div64_u64((u64)1000000000 * (u64)m_pll,
+				  (u64)ref_clk_ps * (u64)n_pll * (u64)q_pll);
 
 		if (f_kHz >= req_kHz)
 			break;
@@ -490,7 +490,7 @@ static void dsi_set_mode_timing(void __iomem *base,
 	hsa_time = (hsw * lane_byte_clk_kHz) / pixel_clk_kHz;
 	hbp_time = (hbp * lane_byte_clk_kHz) / pixel_clk_kHz;
 	tmp = (u64)htot * (u64)lane_byte_clk_kHz;
-	hline_time = DIV_ROUND_UP(tmp, pixel_clk_kHz);
+	hline_time = DIV64_U64_ROUND_UP(tmp, pixel_clk_kHz);
 
 	/* all specified in byte-lane clocks */
 	writel(hsa_time, base + VID_HSA_TIME);
-- 
2.35.1.1320.gc452695387.dirty