Received: by 2002:a05:6358:16cc:b0:ea:6187:17c9 with SMTP id r12csp10456375rwl; Mon, 2 Jan 2023 03:02:28 -0800 (PST) X-Google-Smtp-Source: AMrXdXu2ZmTpkgCSm3D3XR8/mirdKEZeid18NPsV2D3jlsR5CuHWnALeeUXDS/kpxCwHy8iOVoOe X-Received: by 2002:a50:d616:0:b0:47c:6ed2:43d1 with SMTP id x22-20020a50d616000000b0047c6ed243d1mr37015713edi.30.1672657347903; Mon, 02 Jan 2023 03:02:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1672657347; cv=none; d=google.com; s=arc-20160816; b=JI7LRI+iVG51s+fmBsIaI2hi4/HyiLrb57m+dhaVF+RcaNG7RhXggQlSOZdLo6jpSA mJs2SrwDHvxcM65L6RAge6mpicIpQI5aAQAX8q9XOfMnW0tE9HQIGUEIZsaSDmIvwwUp 6g7WGZSP3L2nzBoZ1rBoRoAqRX4g4lxGF/rzmjNs33e+w1GpaPfpox6j8mLPbxpkSNDC 4xcCromn4Mbxp6KtXqLfw6n33+4DNn+J3aJE7o5hpgiEjJ1mxVxYwD6cmuCql3ADWtK1 GXUJa0cp/a2BlmffTIKK8j3RRe2U4kD40u3WWLplMhQ4fMYFTrHpoT3zQ3oElg2UEc3B 5srw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=gTpGZwpAG4MJ3LdtNc4aCdH0bfJGBsl8uhNu6srluPM=; b=Uownd3PDb6Wvfgegos8pNDF8IWwiFRZPLct5T1T/CXDIzlRosTi+td8amsKlJ7uU6B m0ikvwWyZnRVcl7tzMkuUFnoZ2JQWxxfIYXbAZ4HJC/szccvX1WdtLLd+Lbz+KW0hjcC ZawzL/aJn5PeZbfzt1KqZw66349Grr1UwcoUov22JI/uYKB2ZNDJG7z1Ee32pdjnCsfT xgI1gZS91stXgDdDbsf1W6jqp6nwqO6FT6jBl5QDHRf5Y2Bb68vznho0M7xhRYXuLPEF CVMotC5ldyTo/hr72q63vYIvyfa9/AFs+IKwGfjRa0B8CFQfpBzfyckvAPTrdBNDZScJ QvRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HG6R4fJu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id dy9-20020a05640231e900b00469af6681b1si22456515edb.183.2023.01.02.03.02.11; Mon, 02 Jan 2023 03:02:27 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=HG6R4fJu; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232661AbjABK7C (ORCPT + 60 others); Mon, 2 Jan 2023 05:59:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60188 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232645AbjABK64 (ORCPT ); Mon, 2 Jan 2023 05:58:56 -0500 Received: from mail-pl1-x62a.google.com (mail-pl1-x62a.google.com [IPv6:2607:f8b0:4864:20::62a]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3F29DB7A for ; Mon, 2 Jan 2023 02:58:55 -0800 (PST) Received: by mail-pl1-x62a.google.com with SMTP id b2so29245474pld.7 for ; Mon, 02 Jan 2023 02:58:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=gTpGZwpAG4MJ3LdtNc4aCdH0bfJGBsl8uhNu6srluPM=; b=HG6R4fJuhMXNyiFvcMA0dzQGu0TiZVLkJ3tm0M2x0HJrUbnRxoUZfjozyCcAHUkwvT 1hQ+LEaqzoRMECQeqYvWwlPzg/8TY+McwlMTyHE/XP3SBts+V+1wtt4YAM02WplM0+Oz lqslykyTwOcTctXS1xEyPq2VPYCLuNsIGYchjCLEI2hs98QTb3bjqDu4wbXxodWr6JIc cACZkqPdliGpYT3IdyvgzbQrVvATwVDc7SxJl5GZuCQL7QO2YAGj+Lk5VrIrXxEjzAzh 1dwObTekpzZKmw6suLbTJRoqFpr/jI4Cyxly3U9DzuHRsQ/5LniR5+7fxQnLuaO072XF t2nA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=gTpGZwpAG4MJ3LdtNc4aCdH0bfJGBsl8uhNu6srluPM=; b=B2p7aoTbyZzTprsdK+YRc0M62EKYcRnuC8++6tsV9Tg/vM7NH2nJn+IatnKRAlEbfE oXOHaZ5k95hkReqSLGHKM9NAPoXegXup3WEcxg2EGlFIEcj/nk6t3vxX8DKURCPLsC1Y Byzea4fYZyTdRuB+prn31DmucSvgSoTSI/9ilUno8wlP4mzh2RNwdSVAE1BMljWHAsP4 PGkDN7LmV0WOPoeEHRNQsAms55PGUuHKDv1xGTzNJtZlEb1Tv+4BHAhpjKr81WYgEVIv 8fUx81FmiqYA1iVAx4sjcjGhoAU7lURmWMfbqrNP4Dc0ZnnO2T2Bp5HSRy9SY2bZpLDZ tREA== X-Gm-Message-State: AFqh2kpUC6gIJbRVbNaC2RXxb7D3vmVofPwncbAW4Dignw/R4MUZ18ud NZMUI9wfXG9GKcT2/LNVGOLIpYcxJlLK1Kw= X-Received: by 2002:a05:6a20:2d1f:b0:ac:9d6b:c1f0 with SMTP id g31-20020a056a202d1f00b000ac9d6bc1f0mr54199601pzl.40.1672657134657; Mon, 02 Jan 2023 02:58:54 -0800 (PST) Received: from localhost.localdomain ([220.158.158.187]) by smtp.gmail.com with ESMTPSA id k26-20020aa79d1a000000b0058130f1eca1sm12756773pfp.182.2023.01.02.02.58.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 02 Jan 2023 02:58:53 -0800 (PST) From: Manivannan Sadhasivam To: andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org Cc: bhelgaas@google.com, konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, lpieralisi@kernel.org, Manivannan Sadhasivam Subject: [PATCH v3 0/3] Qcom: Add GIC-ITS support to SM8450 PCIe controllers Date: Mon, 2 Jan 2023 16:28:18 +0530 Message-Id: <20230102105821.28243-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.6 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, RCVD_IN_SORBS_WEB,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello, This series adds GIC-ITS support to SM8450 PCIe controllers for signalling the MSIs received from endpoint devices to the CPU cores. The GIC-ITS MSI implementation provides an advantage over internal MSI implementation using Locality-specific Peripheral Interrupts (LPI) that would allow MSIs to be targeted for each CPU core. This series has been tested on SM8450 based dev board that works using an out-of-tree dts where the MSIs from endpoint devices are distributed across the CPU cores. Thanks, Mani Changes in v2: * Reworded the commit messages as per Lorenzo's comments * Rebased on top of v6.2-rc1 Changes in v2: * Swapped the Device ID for PCIe0 as it causes same issue as PCIe1 * Removed the definition of msi-map and msi-map-mask from binding * Added Ack from Krzysztof Manivannan Sadhasivam (3): dt-bindings: PCI: qcom: Update maintainers dt-bindings: PCI: qcom: Document msi-map and msi-map-mask properties arm64: dts: qcom: sm8450: Use GIC-ITS for PCIe0 and PCIe1 .../devicetree/bindings/pci/qcom,pcie.yaml | 14 +++++++++---- arch/arm64/boot/dts/qcom/sm8450.dtsi | 20 +++++++++++++------ 2 files changed, 24 insertions(+), 10 deletions(-) -- 2.25.1