Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Marcel Ziswiler <marcel@ziswiler.com>
To:     devicetree@vger.kernel.org
Cc:     linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        linux-imx@nxp.com,
        Philippe Schenker <philippe.schenker@toradex.com>,
        Max Krummenacher <max.krummenacher@toradex.com>,
        Marcel Ziswiler <marcel.ziswiler@toradex.com>,
        Fabio Estevam <festevam@gmail.com>,
        Frank Li <Frank.Li@nxp.com>,
        Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
        Peng Fan <peng.fan@nxp.com>,
        Pengutronix Kernel Team <kernel@pengutronix.de>,
        Rob Herring <robh+dt@kernel.org>,
        Sascha Hauer <s.hauer@pengutronix.de>,
        Shawn Guo <shawnguo@kernel.org>
Subject: [PATCH v2 1/5] arm64: dts: freescale: imx8-ss-lsio: add support for lsio_pwm0-3
Date:   Mon,  2 Jan 2023 18:10:18 +0100
Message-Id: <20230102171023.33853-2-marcel@ziswiler.com>
In-Reply-To: <20230102171023.33853-1-marcel@ziswiler.com>
References: <20230102171023.33853-1-marcel@ziswiler.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
UI-OutboundReport: notjunk:1;M01:P0:C01kr2S4BaU=;tLJf4/6JxFNR2R+Y+pYf38xpO++
 xQwZ8TnOeUCf6bTFsHx10VBOIhyd1gpuVyfXKZ2Nt/+UQdXGP3uG1bZLa0sRFOSOa3pK01nU5
 668hZ+USDTILb564uXBIURqt3rjx67ne6cNH3Npz1sVufw2rUj1bQwaXx1CJP4zyT4L9e4d+e
 vLBluis/Ftt79Gb/iu0To2B5VAkpwsSK3Sh/rP4OoIdg4L9/6jY6ZaoBmdQGxo16qi0m8z33d
 vqX+jBP1SIQ6nipuEHYZDDSCE0zAp95hESNwWiCkozRnpVkSl5VbIOQG6wFQV6Yr1UsM288DJ
 fGsFCF9dyrQ+qBSLxVdr66dmc/vH3q9sniXEWXYxeS43J5aMDs+V27lznI7NJDhRhXR9PlHsU
 XROmFxJuZ5M/zsHi7JjmJxiWkl6qZLars76uz9XlaBN5qXgCp0hnxktuuqjFOnRUO5/KbwEpB
 I+XwV20EMCfH39TqrUsYJd4DvOJJ+bhBFfIr3mmGS0ArqA6Ukuf7IhjaIAnqaxKwqzmmGDpQA
 1+dK0CyUxIFWwQv5PWrPvtXmb+15FeswOzo9OM5g8eNz39jkhuYODrRJOB+qawWGGbH209H6G
 hN5JPCA4yXlBvVHxKKKZMjRCm6nnLxgQruUt1/unlTcFo2/Ra8MmJXNMX5vlqDCuV5P04NS8O
 n3ePctfTs3Hkr2tV6WX7y5rGYnqdGpIXn9/v0CalaQ==
Precedence: bulk

From: Philippe Schenker <philippe.schenker@toradex.com>

Add support for lsio_pwm0-3.

Signed-off-by: Philippe Schenker <philippe.schenker@toradex.com>
Signed-off-by: Max Krummenacher <max.krummenacher@toradex.com>
Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
---

(no changes since v1)

 .../boot/dts/freescale/imx8-ss-lsio.dtsi      | 48 +++++++++++++++++++
 1 file changed, 48 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
index 1f3d225e64ec..62b7f7a3e1bc 100644
--- a/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8-ss-lsio.dtsi
@@ -28,6 +28,54 @@ lsio_bus_clk: clock-lsio-bus {
 		clock-output-names = "lsio_bus_clk";
 	};
 
+	lsio_pwm0: pwm@5d000000 {
+		compatible = "fsl,imx27-pwm";
+		reg = <0x5d000000 0x10000>;
+		clock-names = "ipg", "per";
+		clocks = <&pwm0_lpcg 4>,
+			 <&pwm0_lpcg 1>;
+		assigned-clocks = <&clk IMX_SC_R_PWM_0 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <2>;
+		status = "disabled";
+	};
+
+	lsio_pwm1: pwm@5d010000 {
+		compatible = "fsl,imx27-pwm";
+		reg = <0x5d010000 0x10000>;
+		clock-names = "ipg", "per";
+		clocks = <&pwm1_lpcg 4>,
+			 <&pwm1_lpcg 1>;
+		assigned-clocks = <&clk IMX_SC_R_PWM_1 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <2>;
+		status = "disabled";
+	};
+
+	lsio_pwm2: pwm@5d020000 {
+		compatible = "fsl,imx27-pwm";
+		reg = <0x5d020000 0x10000>;
+		clock-names = "ipg", "per";
+		clocks = <&pwm2_lpcg 4>,
+			 <&pwm2_lpcg 1>;
+		assigned-clocks = <&clk IMX_SC_R_PWM_2 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <2>;
+		status = "disabled";
+	};
+
+	lsio_pwm3: pwm@5d030000 {
+		compatible = "fsl,imx27-pwm";
+		reg = <0x5d030000 0x10000>;
+		clock-names = "ipg", "per";
+		clocks = <&pwm3_lpcg 4>,
+			 <&pwm3_lpcg 1>;
+		assigned-clocks = <&clk IMX_SC_R_PWM_3 IMX_SC_PM_CLK_PER>;
+		assigned-clock-rates = <24000000>;
+		#pwm-cells = <2>;
+		status = "disabled";
+	};
+
 	lsio_gpio0: gpio@5d080000 {
 		reg = <0x5d080000 0x10000>;
 		interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
-- 
2.35.1