Received: by 2002:a05:6358:16cc:b0:ea:6187:17c9 with SMTP id r12csp6327232rwl; Mon, 9 Jan 2023 07:05:19 -0800 (PST) X-Google-Smtp-Source: AMrXdXswVkzkCdjU2FpAem8dpW8X/cSU3F2TjoS5cEKRRPKUaF8KbjKsO9rri9xQ7Ojam681Qic/ X-Received: by 2002:a05:6a20:548e:b0:af:7d08:6703 with SMTP id i14-20020a056a20548e00b000af7d086703mr95766004pzk.27.1673276719177; Mon, 09 Jan 2023 07:05:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673276719; cv=none; d=google.com; s=arc-20160816; b=MyTjQSNK9Zn9AFDswionB5wDNlQcHnp4QxioKdsRaZGwHUnG2vBEorfUn+wb4tKZhR yc9v2TbLPJAuCCUsb2ppD9SJ9aRxBqPX8uZI5btTcUeHGHEiePFHupTzUOBcfuUbSVyk XOTbgnoFEzsTo93M8SVk3c/i1vHZCHGPOs0emBeLAUJdPc8fhxWKa4zGMskMPo7WZnvf H10jQe1Nr/Zyn01SN65yBc++ZPzLzV6eJfmUUwbML8vU1lO48OEwDESyY0PnkiOtfDnI OfYmL4LiGdvCVDIenkeqcj7+Qi5tT9205Wkp/Wm0cP10HSd43CZy+zs9y94j8JkVW99o HbXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=Ft+FrNhwgVL8bCzUNIUTmBwjxzeRiMl5KNxEZOw/h40=; b=eEi6uD5Wsg2gyOK4IUTBIg3wZ4mHQuVhEeBscT8aX3rS8ZYJqU24+2PF6NbfbvJy1S jXmYa73Tb1y3ILetjN5HY89iPVGa2Cf9PjSZSKHUHH+RLxCpS3dZ0I4hKnn8dqEgiKD6 V9ThT30E9QoswzM6+hS4FDQaVhLGVABliFoRcAUf18GtJVhBj47G39gRdgDQbv0lATfk VUEqEJqDNg2m5L/WtKJA6iurOm6vUOuovvHV2yGIqV0NWT35YfKpK+tX1z8eVoBMcCnX 2waZnBSDsbUxZ7wBeFiLTj3SariwjKAO3+w/kEEmubq26edd+MJqYL+ykeUAbcUc9szR dxNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=qRPjGQFR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u6-20020a654c06000000b0046ef21af717si10235607pgq.683.2023.01.09.07.05.11; Mon, 09 Jan 2023 07:05:19 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@foss.st.com header.s=selector1 header.b=qRPjGQFR; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=foss.st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231460AbjAIOst (ORCPT + 53 others); Mon, 9 Jan 2023 09:48:49 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37640 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234435AbjAIOsN (ORCPT ); Mon, 9 Jan 2023 09:48:13 -0500 Received: from mx07-00178001.pphosted.com (mx07-00178001.pphosted.com [185.132.182.106]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0C40C3FA39; Mon, 9 Jan 2023 06:45:50 -0800 (PST) Received: from pps.filterd (m0241204.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 309CbxGK004467; Mon, 9 Jan 2023 15:45:16 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=foss.st.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=selector1; bh=Ft+FrNhwgVL8bCzUNIUTmBwjxzeRiMl5KNxEZOw/h40=; b=qRPjGQFRny/bUNrDXQZ6OSYC0l6i8h0MJhjzrJt7GA4KOyUxup8swXl+eGKOOiOe/be9 1rwYTc6kk7xNTKMHEOmi7/j3Z+jMnvGVR2Ja1xlM3xoOYiwg25skWrpJJru75vuVqI39 WOj44qflYW7ujthorkwB2yWGSnY5fxrJJRejcokdXCqvzDSefYGP3YWCrDFctgqTCIv7 +aMA4ZYzbP/zGeaKhk1mirGcpJprddaEF5/4v8aOa+mfPiiHiKchbyLyS6uqJ2fYIAAt gO51/e9Nfp8/smhy15/jNABir1zNnBL/bToac8c7GJdIe+VOyNwzBG98BdtgsJlMYhq3 qg== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com (PPS) with ESMTPS id 3my0y6tvfc-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 09 Jan 2023 15:45:15 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id E8CAB10002A; Mon, 9 Jan 2023 15:45:12 +0100 (CET) Received: from Webmail-eu.st.com (shfdag1node1.st.com [10.75.129.69]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id D8A5E220C50; Mon, 9 Jan 2023 15:45:12 +0100 (CET) Received: from [10.201.21.93] (10.201.21.93) by SHFDAG1NODE1.st.com (10.75.129.69) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.13; Mon, 9 Jan 2023 15:45:11 +0100 Message-ID: Date: Mon, 9 Jan 2023 15:45:10 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2 Subject: Re: [RESEND RFC PATCH v5 3/5] ARM: dts: stm32: add CAN support on stm32f429 Content-Language: en-US To: Dario Binacchi , CC: Vincent Mailhol , Amarula patchwork , Marc Kleine-Budde , Krzysztof Kozlowski , Rob Herring , , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , , , References: <20230108162554.8375-1-dario.binacchi@amarulasolutions.com> <20230108162554.8375-4-dario.binacchi@amarulasolutions.com> From: Alexandre TORGUE In-Reply-To: <20230108162554.8375-4-dario.binacchi@amarulasolutions.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.201.21.93] X-ClientProxiedBy: EQNCAS1NODE4.st.com (10.75.129.82) To SHFDAG1NODE1.st.com (10.75.129.69) X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2023-01-09_08,2023-01-09_01,2022-06-22_01 X-Spam-Status: No, score=-2.7 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,NICE_REPLY_A,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 1/8/23 17:25, Dario Binacchi wrote: > Add support for bxcan (Basic eXtended CAN controller) to STM32F429. The > chip contains two CAN peripherals, CAN1 the master and CAN2 the slave, > that share some of the required logic like clock and filters. This means > that the slave CAN can't be used without the master CAN. > > Signed-off-by: Dario Binacchi > > --- > > (no changes since v4) > > Changes in v4: > - Replace the node can@40006400 (compatible "st,stm32f4-bxcan-core") > with the gcan@40006600 node ("sysnode" compatible). The gcan node > contains clocks and memory addresses shared by the two can nodes > of which it's no longer the parent. > - Add to can nodes the "st,gcan" property (global can memory) which > references the gcan@40006600 node ("sysnode compatibble). > > Changes in v3: > - Remove 'Dario Binacchi ' SOB. > - Add "clocks" to can@0 node. > > arch/arm/boot/dts/stm32f429.dtsi | 29 +++++++++++++++++++++++++++++ > 1 file changed, 29 insertions(+) > > diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi > index c31ceb821231..ce08872109b8 100644 > --- a/arch/arm/boot/dts/stm32f429.dtsi > +++ b/arch/arm/boot/dts/stm32f429.dtsi > @@ -362,6 +362,35 @@ i2c3: i2c@40005c00 { > status = "disabled"; > }; > > + gcan: gcan@40006600 { > + compatible = "st,stm32f4-gcan", "syscon"; > + reg = <0x40006600 0x200>; > + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>; > + }; > + > + can1: can@40006400 { > + compatible = "st,stm32f4-bxcan"; > + reg = <0x40006400 0x200>; > + interrupts = <19>, <20>, <21>, <22>; > + interrupt-names = "tx", "rx0", "rx1", "sce"; > + resets = <&rcc STM32F4_APB1_RESET(CAN1)>; > + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN1)>; > + st,can-master; > + st,gcan = <&gcan>; > + status = "disabled"; > + }; We try to keep ordering by address. Can you move can1 before gcan ? Otherwise, it is ok for me. > + > + can2: can@40006800 { > + compatible = "st,stm32f4-bxcan"; > + reg = <0x40006800 0x200>; > + interrupts = <63>, <64>, <65>, <66>; > + interrupt-names = "tx", "rx0", "rx1", "sce"; > + resets = <&rcc STM32F4_APB1_RESET(CAN2)>; > + clocks = <&rcc 0 STM32F4_APB1_CLOCK(CAN2)>; > + st,gcan = <&gcan>; > + status = "disabled"; > + }; > + > dac: dac@40007400 { > compatible = "st,stm32f4-dac-core"; > reg = <0x40007400 0x400>;