Received: by 2002:a05:6358:16cc:b0:ea:6187:17c9 with SMTP id r12csp6750561rwl; Mon, 9 Jan 2023 12:31:40 -0800 (PST) X-Google-Smtp-Source: AMrXdXslV665HmCsWc3MihnZZ9fdS3XzXa8/KTgwyeWR5i8incej8578juD0e0SVTV29RUIke2iz X-Received: by 2002:a17:90a:1048:b0:226:30c5:3e61 with SMTP id y8-20020a17090a104800b0022630c53e61mr39421641pjd.6.1673296300233; Mon, 09 Jan 2023 12:31:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673296300; cv=none; d=google.com; s=arc-20160816; b=GkCW7pYHjGhQCVpjQUdOKaKHcES18LlwA7lzLPVyJGjNLKK1j/zIuHoZIlxcC7cUAs sqeOZqH5yUiGPI37pf5g8g31hDBwQuc+ENv6IRlLCQaPD0SqGfZpON1wGFAQONLkixO2 o+iqS5vwNDaaG52QdaaIVAnGB5qbUn0mObMw1ApcocHlb+hpm+AYdzxk7g1Lq/I6MfWj E+xa7UFsjpX8H3z51wu0xp/7+E0k4bbqLJ0m120YyCesRtG4lFVlE9zqXUZYWryeFRwI OePj1i19fekD+AEc2uLj+TTZW1BQ7yeHnhIiGiHzHg8+xcqpNxYWuHofyp5Btx7e2h/v QCYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=LLCj3LGRAZrmFeffHLVyUc3jXEZk+lrOrYUbp7dypIk=; b=vCrLjcjEqhj43pLUA8vHC6W74jzNJPUH0zLP4zaUwackhqiMcp5AyO5Qflpu9N5NLZ EH8WGByIZP/3ayokosh1W0gyuZCoftSY8lhypg3VNwqA3cyMbl3xJAv/yTdC9OSZEMon EyjUXcaKMmJ3K5T9eSWqujWv9K+Y/1MkIhc9lwC96nGnrIqApD21HpLJs/GWD/uPy0GJ F21C38rNOxELZ+0yLlyZfBKRKv+6n/0X4nMhT69xiDdNFNZhU8QYsf7JCXykVPAwF+xJ nP6ZL8rkx8klQaBUuVzHQt/0yQZZUVTD4qhNvw3W+G/P/g3BACrqXtsETPA4bflO+0Un bHTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LN442ifa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h9-20020a655189000000b0048205aae13esi9709705pgq.701.2023.01.09.12.31.33; Mon, 09 Jan 2023 12:31:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=LN442ifa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237656AbjAIUYi (ORCPT + 55 others); Mon, 9 Jan 2023 15:24:38 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44046 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S237515AbjAIUYg (ORCPT ); Mon, 9 Jan 2023 15:24:36 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A5985E3A; Mon, 9 Jan 2023 12:24:35 -0800 (PST) Received: from pps.filterd (m0279866.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 309KIXWr026037; Mon, 9 Jan 2023 20:24:12 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=LLCj3LGRAZrmFeffHLVyUc3jXEZk+lrOrYUbp7dypIk=; b=LN442ifahNhEkthtzMH8B99mPu6BIl6NMDdl4iz23mGyqY4a40yA5hBEQN2mtQcyx9Xj 1jVIuzYHOHVzXupoTpBNGVPm8PwXsPZl6qRXYVpdra05dyR94cSXDoUl68Wd+F9tJaa8 nPJPCdu2KdZ18se7xA7Xph8gxSEY764hVyHIsoibn1P8OL2qDK85N6u1g5sKOZbET63b kBpR78vSH/K6ylARWWBTB07YRNPHHfqCUI60Fbij2WFrtHxmmzXKlALppORfKP8J4zRe UMRt8YaBtjVAbRwGywS9lrZ2iGWOrLtdk1ZI4rVRBtImbNK5ypnvPp10iWQjzsp7PSxH fw== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3my21fuy8v-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 09 Jan 2023 20:24:12 +0000 Received: from nalasex01b.na.qualcomm.com (nalasex01b.na.qualcomm.com [10.47.209.197]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 309KOBX4017768 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 9 Jan 2023 20:24:11 GMT Received: from [10.110.66.166] (10.80.80.8) by nalasex01b.na.qualcomm.com (10.47.209.197) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Mon, 9 Jan 2023 12:24:08 -0800 Message-ID: Date: Mon, 9 Jan 2023 12:24:02 -0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.9.1 Subject: Re: [RFC PATCH 07/14] usb: host: xhci: Add XHCI secondary interrupter support Content-Language: en-US To: Mathias Nyman , , , , , , , , , , , , , CC: , , , , , , References: <20221223233200.26089-1-quic_wcheng@quicinc.com> <20221223233200.26089-8-quic_wcheng@quicinc.com> <7dfe215b-4cc7-f95f-17c3-563c0120151a@linux.intel.com> <5f54c5a3-caf0-2920-e90f-68124ed2e06c@linux.intel.com> From: Wesley Cheng In-Reply-To: <5f54c5a3-caf0-2920-e90f-68124ed2e06c@linux.intel.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01b.na.qualcomm.com (10.47.209.197) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: vBXxt7hLQNCNiXx3Za6gRXDytqzy-VPJ X-Proofpoint-GUID: vBXxt7hLQNCNiXx3Za6gRXDytqzy-VPJ X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2023-01-09_14,2023-01-09_02,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 suspectscore=0 impostorscore=0 bulkscore=0 malwarescore=0 mlxscore=0 lowpriorityscore=0 clxscore=1015 adultscore=0 priorityscore=1501 mlxlogscore=999 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2301090143 X-Spam-Status: No, score=0.5 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_LOW, RCVD_IN_SBL_CSS,SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Mathias, On 1/2/2023 8:38 AM, Mathias Nyman wrote: > On 29.12.2022 23.14, Wesley Cheng wrote: >> Hi Mathias, >> >> On 12/28/2022 7:47 AM, Mathias Nyman wrote: >>> On 24.12.2022 1.31, Wesley Cheng wrote: >>>> Implement the XHCI operations for allocating and requesting for a >>>> secondary >>>> interrupter.  The secondary interrupter can allow for events for a >>>> particular endpoint to be routed to a separate event ring.  The event >>>> routing is defined when submitting a transfer descriptor to the USB HW. >>>> There is a specific field which denotes which interrupter ring to >>>> route the >>>> event to when the transfer is completed. >>>> >>>> An example use case, such as audio packet offloading can utilize a >>>> separate >>>> event ring, so that these events can be routed to a different processor >>>> within the system.  The processor would be able to independently submit >>>> transfers and handle its completions without intervention from the main >>>> processor. >>>> >>> >>> Adding support for more xHCI interrupters than just the primary one >>> make sense for >>> both the offloading and virtualization cases. >>> >>> xHCI support for several interrupters was probably added to support >>> virtualization, >>> to hand over usb devices to virtual machines and give them their own >>> event ring and >>> MSI/MSI-X vector. >>> >>> In this offloading case you probably want to avoid xHC interrupts >>> from this device >>> completely, making sure it doesn't wake up the main CPU unnecessarily. >>> >>> So is the idea here to let xhci driver set up the new interrupter, >>> its event ring, >>> and the endpoint transfer rings. Then pass the address of the >>> endpoint transfer rings >>> and the new event ring to the separate processor. >>> >>> This separate processor then both polls the event ring for new >>> events, sets its dequeue >>> pointer, clears EHB bit, and queues new TRBs on the transfer ring. >>> >>> so xhci driver does not handle any events for the audio part, and no >>> audio data URBs >>> are sent to usb core? >> >> Your entire description is correct.  To clarify, the interfaces which >> are non-audio will still be handled by the main processor.  For >> example, a USB headset can have a HID interface as well for volume >> control.  The HID interface will still be handled by the main >> processor, and events routed to the main event ring. >> >>> >>> How about the control part? >>> Is the control endpoint for this device still handled normally by usb >>> core/xhci? >>> >> >> Control transfers are always handled on the main processor.  Only >> audio interface's endpoints. > > Good to know, that means interrupter should be chosen per endpoint, not > per device. > >> >>> For the xhci parts I think we should start start by adding generic >>> support for several >>> interrupters, then add parts needed for offloading. >> >> I can split up the patchsets to add interrupters first, then adding >> the offloading APIs in a separate patch. > > > I started looking at supporting secondary interrupters myself. > Let me work on that part a bit first. We have a bit different end goals. > I want to handle interrupts from a secondary interrupter, while this > audio offload > really just wants to mask some interrupts. > I was looking at how we could possibly split up the XHCI secondary interrupter, and offloading parts. Since the XHCI secondary interrupter is a feature that is defined in the XHCI spec (and we aren't doing anything outside of what is defined), I was thinking of having a separate XHCI driver (ie xhci-sec.c/h) that can be used to define all APIs related to setting up the event ring and ring management. (interrupt support can be added here) This aligns a bit with what Alan suggested, and removing the APIs in the USB HCD, since this is XHCI specific stuff. ( https://lore.kernel.org/linux-usb/Y6zwZOquZOTZfnvP@rowland.harvard.edu/ ) For the offloading part, I think this is a bit more dependent on how different platforms implement it. To use more of a generic approach like how Albert suggested here: https://patchwork.kernel.org/project/linux-usb/list/?series=704174 Basically to give vendors the ability to define their own sequences/callbacks, and from which the XHCI driver will call into. (if needed) These would need to be a separate set of XHCI drivers as well. Do you think this is a proper model for us to go with, so that we can allow for vendors to easily add functionality? Appreciate the inputs. Thanks Wesley Cheng