Received: by 2002:a05:6358:16cc:b0:ea:6187:17c9 with SMTP id r12csp7770767rwl; Tue, 10 Jan 2023 05:19:04 -0800 (PST) X-Google-Smtp-Source: AMrXdXuSYJS5S3j1hkFa7lKAWNx4umlEP1FX/D94C5xocyY22Pear7zsDvpCiaaU4DyYfoLL1vrG X-Received: by 2002:a17:907:8193:b0:84d:4325:7f7a with SMTP id iy19-20020a170907819300b0084d43257f7amr6541944ejc.65.1673356743830; Tue, 10 Jan 2023 05:19:03 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673356743; cv=none; d=google.com; s=arc-20160816; b=qkcZTgKphYz5S/QQgcDo33xk7q7/U26Vh9pnypnJxDdQTryRv/Zh6yiwRmFIn2RkDK wUVhYznCASz0DkX4D5kxSQeALqzlwkyeXu0md7vzCWmmleiyTq8RRVX3E6tSApQHShh9 23J3xv0xZRQuSdjQXuIgxOR/0L7GJJa4SwLIlFYhCgbSmRR0UcwpMltXyBp25V+n6bcf pibFKZvMrruptStWeHDQAJgRzd27ImA+tf2eo3/JrVgVM9WWPLAswMOaFqO3A0CI1+Lb ehemdXCJHPB1P20DOH2+WbpmeiGtEU/2iwZB14dJT+x4t4OdhVDxXw5mfzXh3OLyzDAv wfxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=RYlRa2Ln14cKAvBMmT0NERguNvwidnrVzQf2DubB2S8=; b=wjE1eCqbwze/EdBLmc/vKo+RJM2BIe+zeozn8A9vL96aDeB7+aVpr8mvTwR1faFA7j Ed4BoHxoT2hsUXCEIU6RrY197ZG8W51NJ5VVYG3k5U6Z1BXv/LU0NAdmuCj4FSDsdTeE Gt1lt5XPfxChjFaXM+P8YRrQO3jDrxJ9SkbTSZHYWYJgHcrsQDyHH/1E26YJtLr9u3hH oO+i5oN5jJz6ldBw6unXqdXBHvf6nDp022hrVZdDJieG0VQhEo8oGc1xT/u/MY8xdbrn psuFc5W8C6fKAXFV10mTlQLIZLLog8t7f4bL8EDasODNZ57zOHik6pO5D00eAIG0IxLw U04w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=MfGpY190; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id xb13-20020a170907070d00b0084d1310711dsi11643266ejb.315.2023.01.10.05.18.50; Tue, 10 Jan 2023 05:19:03 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=MfGpY190; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238381AbjAJMIo (ORCPT + 53 others); Tue, 10 Jan 2023 07:08:44 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49504 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238354AbjAJMHo (ORCPT ); Tue, 10 Jan 2023 07:07:44 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 83D48848E2; Tue, 10 Jan 2023 04:05:20 -0800 (PST) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 30AAHBLv003082; Tue, 10 Jan 2023 12:04:40 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=RYlRa2Ln14cKAvBMmT0NERguNvwidnrVzQf2DubB2S8=; b=MfGpY190V771S0TyPu/dCJg+bj8pfPgqECguakCLhALPnwx/Wk4qiCBSKNayax/a96SA rebehOJlHVqgx5vxyRB5u+gmJzEuVwbxOseEOZCtJGRBXVdTIhu6LBK7kdi5gLiH0oda JA4SIeautyrJdopak80j2TNBKBVqy+B5jyIQfox6dR8J6KDpeFppfIVZLQ+su8shPUea N9vYWZTAwXjgJmNy8I9Iw/CuuEjQ6HUb6iFz70CPFsBIowCOXUVpFwc66Vsj/16gLxan sbsKsscZWHHRfFFDzCWMTaito8/O02gQiYECIPMpM9hQaxG5rElM/JMpGk5CSayGkEZI Ng== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3n113p0vdg-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 10 Jan 2023 12:04:40 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 30AC4cn1008092 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 10 Jan 2023 12:04:38 GMT Received: from [10.50.61.82] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.36; Tue, 10 Jan 2023 04:04:34 -0800 Message-ID: <19682f5d-7323-d542-d243-e84a3c58e6b6@quicinc.com> Date: Tue, 10 Jan 2023 17:34:30 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:91.0) Gecko/20100101 Thunderbird/91.9.0 Subject: Re: [PATCH V1 1/1] soc: qcom: dcc: Add QAD, Ctitrigger and Bootconfig support for DCC Content-Language: en-US To: Bjorn Andersson CC: Andy Gross , Konrad Dybcio , Krzysztof Kozlowski , Alex Elder , , , , Sai Prakash Ranjan , Sibi Sankar , "Rajendra Nayak" , References: <90a5a60b6f4cc84321370acaa0f2876dcaae7580.1673270769.git.quic_schowdhu@quicinc.com> <20230109154025.sy5nxgrrzjoon5nc@builder.lan> From: Souradeep Chowdhury In-Reply-To: <20230109154025.sy5nxgrrzjoon5nc@builder.lan> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: XnANXjIqx6_c6vU-nsbgetX7xcwHWUsg X-Proofpoint-ORIG-GUID: XnANXjIqx6_c6vU-nsbgetX7xcwHWUsg X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.205,Aquarius:18.0.923,Hydra:6.0.545,FMLib:17.11.122.1 definitions=2023-01-10_03,2023-01-10_03,2022-06-22_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 adultscore=0 suspectscore=0 mlxlogscore=999 impostorscore=0 lowpriorityscore=0 clxscore=1015 priorityscore=1501 malwarescore=0 mlxscore=0 phishscore=0 bulkscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2301100073 X-Spam-Status: No, score=1.2 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_SBL_CSS, SPF_HELO_NONE,SPF_PASS autolearn=no autolearn_force=no version=3.4.6 X-Spam-Level: * X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 1/9/2023 9:10 PM, Bjorn Andersson wrote: > On Mon, Jan 09, 2023 at 07:32:26PM +0530, Souradeep Chowdhury wrote: >> Add the QAD, ctitrigger and bootconfig support for dcc driver. >> The QAD is used for access control of the DCC configurations >> and can be set or unset by writing to DCC_QAD_OUTPUT register. >> The Cti-trigger is used for the cross trigger interface, on >> enabling it the software trigger can be initiated for dcc by >> setting the cti-trigout. >> Bootconfig support for DCC is for configuring register values >> to dcc at boot time, this is needed for debugging crashes that >> happen at boot time. >> Add the debugfs files QAD and CTI-trigger for each list folder. >> Also add hwtrigger debugfs file which needs to be disabled on >> enabling the cti-trigger. >> >> Signed-off-by: Souradeep Chowdhury >> --- >> Documentation/ABI/testing/debugfs-driver-dcc | 24 +++ >> drivers/soc/qcom/dcc.c | 284 ++++++++++++++++++++++++++- >> 2 files changed, 304 insertions(+), 4 deletions(-) >> >> diff --git a/Documentation/ABI/testing/debugfs-driver-dcc b/Documentation/ABI/testing/debugfs-driver-dcc >> index 27ed591..f817a9f 100644 >> --- a/Documentation/ABI/testing/debugfs-driver-dcc >> +++ b/Documentation/ABI/testing/debugfs-driver-dcc >> @@ -125,3 +125,27 @@ Description: >> on manual or crash induced triggers. Lists must >> be configured and enabled sequentially, e.g. list >> 2 can only be enabled when list 1 have so. >> + >> +What: /sys/kernel/debug/dcc/.../[list-number]/ctitrigger >> +Date: January 2023 >> +Contact: Souradeep Chowdhury >> +Description: >> + This debugfs interface is used for enabling the >> + ctitrigger. Ctitrigger can be enabled by writing >> + a '1' to the file. >> + >> +What: /sys/kernel/debug/dcc/.../[list-number]/QAD >> +Date: January 2023 >> +Contact: Souradeep Chowdhury >> +Description: >> + This debugfs interface is used for enabling the >> + ctitrigger. Ctitrigger can be enabled by writing >> + a '1' to the file. >> + >> +What: /sys/kernel/debug/dcc/.../[list-number]/hwtrigger >> +Date: January 2023 >> +Contact: Souradeep Chowdhury >> +Description: >> + This debugfs interface is used for enabling the >> + hwtrigger support. Hwtrigger can be enabled by >> + writing a '1' to the file. >> diff --git a/drivers/soc/qcom/dcc.c b/drivers/soc/qcom/dcc.c >> index 5b50d63..ea44dbf 100644 >> --- a/drivers/soc/qcom/dcc.c >> +++ b/drivers/soc/qcom/dcc.c >> @@ -6,6 +6,7 @@ >> >> #include >> #include >> +#include >> #include >> #include >> #include >> @@ -36,6 +37,8 @@ >> #define DCC_LL_INT_STATUS 0x1c >> #define DCC_LL_SW_TRIGGER 0x2c >> #define DCC_LL_BUS_ACCESS_STATUS 0x30 >> +#define DCC_CTI_TRIG 0x34 >> +#define DCC_QAD_OUTPUT 0x38 >> >> /* Default value used if a bit 6 in the HW_INFO register is set. */ >> #define DCC_FIX_LOOP_OFFSET 16 >> @@ -114,6 +117,9 @@ struct dcc_config_entry { >> * @nr_link_list: Total number of linkedlists supported by the DCC configuration >> * @loop_shift: Loop offset bits range for the addresses >> * @enable_bitmap: Bitmap to capture the enabled status of each linked list of addresses >> + * @cti_bitmap: Bitmap to capture the cti-trigger status of each linked list of addresses >> + * @qad_bitmap: Bitmap to capture the qad status of each linked list of addresses >> + * @hwtrig_bitmap: Bitmap to capture the hwtrig status of each linked list of addresses >> */ >> struct dcc_drvdata { >> void __iomem *base; >> @@ -131,6 +137,9 @@ struct dcc_drvdata { >> size_t nr_link_list; >> u8 loop_shift; >> unsigned long *enable_bitmap; >> + unsigned long *cti_bitmap; >> + unsigned long *qad_bitmap; >> + unsigned long *hwtrig_bitmap; >> }; >> >> struct dcc_cfg_attr { >> @@ -148,6 +157,18 @@ struct dcc_cfg_loop_attr { >> bool loop_start; >> }; >> >> +static char *replace_char(char *str, char find, char replace) >> +{ >> + char *current_pos = strchr(str, find); >> + >> + while (current_pos) { >> + *current_pos = replace; >> + current_pos = strchr(current_pos, find); >> + } >> + >> + return str; >> +} >> + >> static inline u32 dcc_list_offset(int version) >> { >> return version == 1 ? 0x1c : version == 2 ? 0x2c : 0x34; >> @@ -201,6 +222,10 @@ static int dcc_sw_trigger(struct dcc_drvdata *drvdata) >> continue; >> ll_cfg = dcc_list_readl(drvdata, i, DCC_LL_CFG); >> tmp_ll_cfg = ll_cfg & ~DCC_TRIGGER_MASK; >> + if (drvdata->mem_map_ver != 3) >> + tmp_ll_cfg = ll_cfg & ~DCC_TRIGGER_MASK; >> + else >> + tmp_ll_cfg = ll_cfg & ~BIT(8); >> dcc_list_writel(drvdata, tmp_ll_cfg, i, DCC_LL_CFG); >> dcc_list_writel(drvdata, 1, i, DCC_LL_SW_TRIGGER); >> dcc_list_writel(drvdata, ll_cfg, i, DCC_LL_CFG); >> @@ -577,6 +602,25 @@ static int dcc_enable(struct dcc_drvdata *drvdata, unsigned int curr_list) >> /* 5. Configure trigger */ >> dcc_list_writel(drvdata, DCC_TRIGGER_MASK, >> curr_list, DCC_LL_CFG); >> + if (drvdata->mem_map_ver == 3) { >> + dcc_list_writel(drvdata, test_bit(curr_list, drvdata->qad_bitmap), curr_list, >> + DCC_QAD_OUTPUT); >> + dcc_list_writel(drvdata, test_bit(curr_list, drvdata->cti_bitmap), curr_list, >> + DCC_CTI_TRIG); >> + if (test_bit(curr_list, drvdata->hwtrig_bitmap)) >> + dcc_list_writel(drvdata, BIT(8), curr_list, DCC_LL_CFG); >> + else >> + dcc_list_writel(drvdata, (unsigned int)~BIT(8), curr_list, DCC_LL_CFG); >> + } else { >> + if (test_bit(curr_list, drvdata->hwtrig_bitmap)) >> + dcc_list_writel(drvdata, DCC_TRIGGER_MASK | >> + test_bit(curr_list, drvdata->cti_bitmap) << 8, >> + curr_list, DCC_LL_CFG); >> + else >> + dcc_list_writel(drvdata, ~DCC_TRIGGER_MASK & >> + test_bit(curr_list, drvdata->cti_bitmap) << 8, >> + curr_list, DCC_LL_CFG); >> + } >> >> out_unlock: >> mutex_unlock(&drvdata->mutex); >> @@ -1103,6 +1147,168 @@ static const struct file_operations config_fops = { >> .release = single_release, >> }; >> >> +static ssize_t ctitrigger_read(struct file *filp, char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + char *buf; >> + int curr_list; >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + mutex_lock(&drvdata->mutex); >> + >> + if (test_bit(curr_list, drvdata->cti_bitmap)) >> + buf = "Y\n"; >> + else >> + buf = "N\n"; >> + >> + mutex_unlock(&drvdata->mutex); >> + >> + return simple_read_from_buffer(userbuf, count, ppos, buf, strlen(buf)); >> +} >> + >> +static ssize_t ctitrigger_write(struct file *filp, const char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + int ret = 0, curr_list; >> + bool val; >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + if (test_bit(curr_list, drvdata->enable_bitmap)) >> + return -EBUSY; >> + >> + ret = kstrtobool_from_user(userbuf, count, &val); >> + if (ret < 0) >> + return 0; >> + >> + if (val) >> + set_bit(curr_list, drvdata->cti_bitmap); >> + else >> + clear_bit(curr_list, drvdata->cti_bitmap); >> + >> + return count; >> +} >> + >> +static const struct file_operations ctitrigger_fops = { >> + .read = ctitrigger_read, >> + .write = ctitrigger_write, >> + .open = simple_open, >> + .llseek = generic_file_llseek, >> +}; >> + >> +static ssize_t qad_read(struct file *filp, char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + char *buf; >> + int curr_list; >> + >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + mutex_lock(&drvdata->mutex); >> + >> + if (test_bit(curr_list, drvdata->qad_bitmap)) >> + buf = "Y\n"; >> + else >> + buf = "N\n"; >> + >> + mutex_unlock(&drvdata->mutex); >> + >> + return simple_read_from_buffer(userbuf, count, ppos, buf, strlen(buf)); >> +} >> + >> +static ssize_t qad_write(struct file *filp, const char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + int ret = 0, curr_list; > > First use of ret is an assignment, no need to assign it here. Ack > >> + bool val; >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + if (drvdata->mem_map_ver != 3) { >> + dev_err(drvdata->dev, "QAD is not supported\n"); >> + return -EINVAL; >> + } >> + >> + if (test_bit(curr_list, drvdata->enable_bitmap)) >> + return -EBUSY; >> + >> + ret = kstrtobool_from_user(userbuf, count, &val); >> + if (ret < 0) >> + return 0; > > 0 isn't a good return value here. Ack > >> + >> + if (val) >> + set_bit(curr_list, drvdata->qad_bitmap); >> + else >> + clear_bit(curr_list, drvdata->qad_bitmap); >> + >> + return count; >> +} >> + >> +static const struct file_operations qad_fops = { >> + .read = qad_read, >> + .write = qad_write, >> + .open = simple_open, >> + .llseek = generic_file_llseek, >> +}; >> + >> +static ssize_t hwtrigger_read(struct file *filp, char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + char *buf; >> + int curr_list; >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + mutex_lock(&drvdata->mutex); >> + >> + if (test_bit(curr_list, drvdata->hwtrig_bitmap)) >> + buf = "Y\n"; >> + else >> + buf = "N\n"; >> + >> + mutex_unlock(&drvdata->mutex); >> + >> + return simple_read_from_buffer(userbuf, count, ppos, buf, strlen(buf)); >> +} >> + >> +static ssize_t hwtrigger_write(struct file *filp, const char __user *userbuf, >> + size_t count, loff_t *ppos) >> +{ >> + int ret = 0, curr_list; >> + bool val; >> + struct dcc_drvdata *drvdata = filp->private_data; >> + >> + curr_list = dcc_filp_curr_list(filp); >> + >> + if (test_bit(curr_list, drvdata->enable_bitmap)) >> + return -EBUSY; >> + >> + ret = kstrtobool_from_user(userbuf, count, &val); >> + if (ret < 0) >> + return ret; >> + >> + if (val) >> + set_bit(curr_list, drvdata->hwtrig_bitmap); >> + else >> + clear_bit(curr_list, drvdata->hwtrig_bitmap); >> + >> + return count; >> +} >> + >> +static const struct file_operations hwtrigger_fops = { >> + .read = hwtrigger_read, >> + .write = hwtrigger_write, >> + .open = simple_open, >> + .llseek = generic_file_llseek, >> +}; >> + >> static void dcc_delete_debug_dir(struct dcc_drvdata *drvdata) >> { >> debugfs_remove_recursive(drvdata->dbg_dir); >> @@ -1126,6 +1332,9 @@ static void dcc_create_debug_dir(struct dcc_drvdata *drvdata) >> list = debugfs_create_dir(list_num, drvdata->dbg_dir); >> debugfs_create_file("enable", 0600, list, drvdata, &enable_fops); >> debugfs_create_file("config", 0600, list, drvdata, &config_fops); >> + debugfs_create_file("ctitrigger", 0600, list, drvdata, &ctitrigger_fops); >> + debugfs_create_file("QAD", 0600, list, drvdata, &qad_fops); >> + debugfs_create_file("hwtrigger", 0600, list, drvdata, &hwtrigger_fops); >> } >> >> debugfs_create_file("trigger", 0200, drvdata->dbg_dir, drvdata, &trigger_fops); >> @@ -1185,13 +1394,60 @@ static void dcc_sram_dev_exit(struct dcc_drvdata *drvdata) >> misc_deregister(&drvdata->sram_dev); >> } >> >> -static int dcc_probe(struct platform_device *pdev) >> +static int __init dcc_bootconfig_parse(struct dcc_drvdata *drvdata, struct xbc_node *dcc_node) >> +{ >> + struct xbc_node *linked_list, *node; >> + int curr_list, ret; >> + const char *p; >> + char *input, *token; >> + char val[30]; >> + >> + xbc_node_for_each_subkey(dcc_node, linked_list) { >> + p = xbc_node_find_value(linked_list, "qcom-curr-link-list", &node); >> + if (p) { > > So if I specify > > dcc-config { > list1 { > qcom-curr-link-list = 1 > } > list2 { > > } > } > > Then list2 should have &curr_list of 1 as well? > > Or did you miss the error handling here? > > > PS. I think you can skip the "qcom-" prefix. Frankly, you know that > you're in a subnode of dcc_config; use "id" and "items" ("list"?). Ack > >> + ret = kstrtoint(p, 0, &curr_list); >> + if (ret) >> + return ret; >> + } >> + >> + p = xbc_node_find_value(linked_list, "qcom-link-list", &node); >> + if (!p) >> + continue; >> + >> + xbc_array_for_each_value(node, p) { >> + snprintf(val, sizeof(val), "%s", p); > > strscpy() would be less costly. Ack > >> + input = replace_char(val, '_', ' '); >> + token = strsep(&input, " "); >> + >> + if (!strcmp("R", token)) { >> + ret = dcc_config_add_read(drvdata, input, curr_list); >> + } else if (!strcmp("W", token)) { >> + ret = dcc_config_add_write(drvdata, input, curr_list); >> + } else if (!strcmp("RW", token)) { >> + ret = dcc_config_add_read_write(drvdata, input, curr_list); >> + } else if (!strcmp("L", token)) { >> + ret = dcc_config_add_loop(drvdata, input, curr_list); >> + } else { >> + dev_err(drvdata->dev, "%s is not a correct input\n", token); >> + return -EINVAL; >> + } >> + if (ret) >> + return ret; >> + } >> + dcc_enable(drvdata, curr_list); >> + } >> + >> + return 0; >> +} >> + >> +static int __init dcc_probe(struct platform_device *pdev) >> { >> u32 val; >> int ret = 0, i; >> struct device *dev = &pdev->dev; >> struct dcc_drvdata *drvdata; >> struct resource *res; >> + struct xbc_node *dcc_node; >> >> drvdata = devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); >> if (!drvdata) >> @@ -1247,13 +1503,30 @@ static int dcc_probe(struct platform_device *pdev) >> if (!drvdata->enable_bitmap) >> return -ENOMEM; >> >> + drvdata->cti_bitmap = devm_kcalloc(dev, BITS_TO_LONGS(drvdata->nr_link_list), >> + sizeof(*drvdata->cti_bitmap), GFP_KERNEL); > > How about devm_bitmap_alloc()? Ack > >> + if (!drvdata->cti_bitmap) >> + return -ENOMEM; >> + >> + drvdata->qad_bitmap = devm_kcalloc(dev, BITS_TO_LONGS(drvdata->nr_link_list), >> + sizeof(*drvdata->qad_bitmap), GFP_KERNEL); >> + if (!drvdata->qad_bitmap) >> + return -ENOMEM; >> + >> + drvdata->hwtrig_bitmap = devm_kcalloc(dev, BITS_TO_LONGS(drvdata->nr_link_list), >> + sizeof(*drvdata->hwtrig_bitmap), GFP_KERNEL); >> + if (!drvdata->hwtrig_bitmap) >> + return -ENOMEM; >> + >> drvdata->cfg_head = devm_kcalloc(dev, drvdata->nr_link_list, >> sizeof(*drvdata->cfg_head), GFP_KERNEL); >> if (!drvdata->cfg_head) >> return -ENOMEM; >> >> - for (i = 0; i < drvdata->nr_link_list; i++) >> + for (i = 0; i < drvdata->nr_link_list; i++) { >> INIT_LIST_HEAD(&drvdata->cfg_head[i]); >> + set_bit(i, drvdata->hwtrig_bitmap); >> + } >> >> ret = dcc_sram_dev_init(drvdata); >> if (ret) { >> @@ -1263,6 +1536,10 @@ static int dcc_probe(struct platform_device *pdev) >> >> dcc_create_debug_dir(drvdata); >> >> + dcc_node = xbc_find_node("dcc_config"); >> + if (dcc_node) >> + return dcc_bootconfig_parse(drvdata, dcc_node); > > Wouldn't it make sense to still probe dcc, even if the configuration is > rejected? Ack > >> + >> return 0; >> } >> >> @@ -1287,14 +1564,13 @@ static const struct of_device_id dcc_match_table[] = { >> MODULE_DEVICE_TABLE(of, dcc_match_table); >> >> static struct platform_driver dcc_driver = { >> - .probe = dcc_probe, >> .remove = dcc_remove, >> .driver = { >> .name = "qcom-dcc", >> .of_match_table = dcc_match_table, >> }, >> }; >> -module_platform_driver(dcc_driver); >> +module_platform_driver_probe(dcc_driver, dcc_probe); > > This change is unrelated to the others, and I don't see it mentioned > in your commit message. This change is required because dcc_probe needs to defined as a part of __init section so that it can access the bootconfig apis. If dcc is declared as __init, it can't be a part of platform driver which is text section. > > Regards, > Bjorn > >> >> MODULE_LICENSE("GPL"); >> MODULE_DESCRIPTION("Qualcomm Technologies Inc. DCC driver"); >> -- >> 2.7.4 >>