Received: by 2002:a05:6358:a55:b0:ec:fcf4:3ecf with SMTP id 21csp2896917rwb; Mon, 16 Jan 2023 00:34:30 -0800 (PST) X-Google-Smtp-Source: AMrXdXutM0b9jO4UqYreSvidt17aTk7UVpiM5XcKGztgR+gAiiC3GizHxGJtfXoktHcB8Hj0hP/j X-Received: by 2002:a05:6402:2b87:b0:482:4ffd:3e80 with SMTP id fj7-20020a0564022b8700b004824ffd3e80mr68538633edb.12.1673858070289; Mon, 16 Jan 2023 00:34:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1673858070; cv=none; d=google.com; s=arc-20160816; b=0BiHYegXyJLwnQeksWxI/SWfAhZdlU3e6xwz6QDYVW1Fkj2Qif0XwiUxbcc1+EX+m4 jjFecUzevkYccRCCZ9MbmNLdtU3if1mfsczw3V0Sdi9c3HQtQ0/9pz9C1zw63Pu3m7fw ywTigbGD+6BWK6TKWvhjCIWMkwzTl7VudxrrgfumWvcpAydhZJrPG/xvp9GQNrrhqewD nOGUNLFcXaKHMJW0jCljcDa0zPheS6vfCT7WTzSqyAnkYcsUnJPlzqEgC6o0HLeWwQux 1oP+7DRiVMqfpYHYpc3UyzK3igXUAVp1L6lOVj31Zx1g0Q67X1pXMWtX4gNUmsdwe55Y XD4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=B8xS8Oa2CQNjHB5H18PgQZp3TXy2TkLuQdKMP8kjBEI=; b=yEvrosQoThiVFCc2kyOz+S7DfRI5rBbX6Xi1WbRYi9bybBCXntQe4+yC/rFD1u1bnS HSiZ48S3gFJS0tHOZbR5NelJPKnyDS1AOOaG31Blmz/spJIEAHCAgx5QWPz519GuMjnR u7KCjtx+sCzQI2b2HY9ClFHmq+xWAP4QBum4Y4pEfJ+6TIPdtzcp8qoxOt1QBdV2b1KF AhaiCIPR9Yd2eg/Nm7Px3X8/AbyVWOa00V7n08INIfBtKxFqa6Q9gM2NsSfVGqGVBS6p Qy+ICgYZR9UrdtYaJhvZ2rx3lm0UU5RT2dJz7tAuYJZweEbXbdOzs/YOCAK6vrK030db SKFw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id wg10-20020a17090705ca00b007c18ffbf16esi19912170ejb.433.2023.01.16.00.34.17; Mon, 16 Jan 2023 00:34:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232124AbjAPIAK (ORCPT + 51 others); Mon, 16 Jan 2023 03:00:10 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33678 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232101AbjAPH77 (ORCPT ); Mon, 16 Jan 2023 02:59:59 -0500 X-Greylist: delayed 903 seconds by postgrey-1.37 at lindbergh.monkeyblade.net; Sun, 15 Jan 2023 23:59:11 PST Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1244412050; Sun, 15 Jan 2023 23:59:10 -0800 (PST) Received: from droid06.amlogic.com (10.18.11.248) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Mon, 16 Jan 2023 15:44:04 +0800 From: Yu Tu To: , , , , , Rob Herring , "Neil Armstrong" , Jerome Brunet , Kevin Hilman , Michael Turquette , Stephen Boyd , "Krzysztof Kozlowski" , Martin Blumenstingl CC: "kelvin . zhang" , "qi . duan" , Yu Tu Subject: [PATCH V6 0/3] Add S4 SoC PLL and Peripheral clock controller Date: Mon, 16 Jan 2023 15:42:11 +0800 Message-ID: <20230116074214.2326-1-yu.tu@amlogic.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.18.11.248] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 1. Add S4 SoC PLL and Peripheral clock controller dt-bindings. 2. Add PLL and Peripheral clock controller driver for S4 SOC. Yu Tu (3): dt-bindings: clock: document Amlogic S4 SoC PLL & peripheral clock controller clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver clk: meson: s4: add support for Amlogic S4 SoC peripheral clock controller V5 -> V6: Change send patch series, as well change format and clock flags. V4 -> V5: change format and clock flags and adjust the patch series as suggested by Jerome. V3 -> V4: change format and clock flags. V2 -> V3: Use two clock controller. V1 -> V2: Change format as discussed in the email. Link:https://lore.kernel.org/all/20221123021346.18136-1-yu.tu@amlogic.com/ .../clock/amlogic,s4-peripherals-clkc.yaml | 104 + .../bindings/clock/amlogic,s4-pll-clkc.yaml | 50 + MAINTAINERS | 1 + drivers/clk/meson/Kconfig | 25 + drivers/clk/meson/Makefile | 2 + drivers/clk/meson/s4-peripherals.c | 3874 +++++++++++++++++ drivers/clk/meson/s4-peripherals.h | 218 + drivers/clk/meson/s4-pll.c | 875 ++++ drivers/clk/meson/s4-pll.h | 88 + .../clock/amlogic,s4-peripherals-clkc.h | 131 + .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 30 + 11 files changed, 5398 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-peripherals-clkc.yaml create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml create mode 100644 drivers/clk/meson/s4-peripherals.c create mode 100644 drivers/clk/meson/s4-peripherals.h create mode 100644 drivers/clk/meson/s4-pll.c create mode 100644 drivers/clk/meson/s4-pll.h create mode 100644 include/dt-bindings/clock/amlogic,s4-peripherals-clkc.h create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h base-commit: 1b929c02afd37871d5afb9d498426f83432e71c2 -- 2.33.1