Received-SPF: Pass (protection.outlook.com: domain of arm.com designates
 63.35.35.123 as permitted sender) receiver=protection.outlook.com;
 client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com;
 pr=C
Received-SPF: Pass (protection.outlook.com: domain of arm.com designates
 40.67.248.234 as permitted sender) receiver=protection.outlook.com;
 client-ip=40.67.248.234; helo=nebula.arm.com; pr=C
From:   Joey Gouly <joey.gouly@arm.com>
To:     Andrew Jones <andrew.jones@linux.dev>, <kvmarm@lists.linux.dev>,
        <kvm@vger.kernel.org>
CC:     <joey.gouly@arm.com>, Alexandru Elisei <alexandru.elisei@arm.com>,
        Christoffer Dall <christoffer.dall@arm.com>,
        Fuad Tabba <tabba@google.com>,
        Jean-Philippe Brucker <jean-philippe@linaro.org>,
        Joey Gouly <Joey.Gouly@arm.com>, Marc Zyngier <maz@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Oliver Upton <oliver.upton@linux.dev>,
        Paolo Bonzini <pbonzini@redhat.com>,
        Quentin Perret <qperret@google.com>,
        Steven Price <steven.price@arm.com>,
        Suzuki K Poulose <suzuki.poulose@arm.com>,
        "Thomas Huth" <thuth@redhat.com>, Will Deacon <will@kernel.org>,
        Zenghui Yu <yuzenghui@huawei.com>,
        <linux-coco@lists.linux.dev>, <kvmarm@lists.cs.columbia.edu>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>
Subject: [RFC kvm-unit-tests 07/27] arm: realm: Make uart available before MMU is enabled
Date:   Fri, 27 Jan 2023 11:40:48 +0000
Message-ID: <20230127114108.10025-8-joey.gouly@arm.com>
In-Reply-To: <20230127114108.10025-1-joey.gouly@arm.com>
References: <20230127112248.136810-1-suzuki.poulose@arm.com>
 <20230127114108.10025-1-joey.gouly@arm.com>
MIME-Version: 1.0
Content-Type: text/plain
NoDisclaimer: true
X-Microsoft-Antispam-Message-Info-Original: Tvq4CII9rffgM6JmDFn9otSRzZulxa51tR8cXthwkUoTaT5Pkf/PylpIs8UfcsN4LC3NQ1YWmJeLBfNkpfZjc5xDw4593sXWPxrvDiONMpKqp44AqgIQw1HbKWIEURf8SZ8P/gnCPbjWAPDU4jsPa2SiD0g/rBVgAHxLaJyTk1w53AccUlvYrlWMwV7EctqdjXn4GrkuvCWxcg6lerPs0gqxcMWeqRjX+BR6UxpMG/yazshjzZYc3mnH82OJLt/DI8I4XL8147GqfIDOiDI6XEjeuyUvERoBO7htyc0lr9Ej9X7IeFUDFFBV0p5aqouLARjdqN7GaqDORurQJQC0zl9CRavHWCk+s27ur7MoTEaECnVWJdb5JPmJe1uEBsXo8IrXZXDEcRTqWt450zshd+eA1eJz8vhqQ0/iY97+QHjy8M4jZmhL+9cHsoMaTpR+7F80QWsAxw8V9ChsCl2JGZbUBg5iSCDDXh9VRrTj5wTY77dNQiPsWPMCO9br4Ofi/U6535SoYDqssN4BRdkF/U4R06vOfaazhn6fN4m5HXcjJG3GzsXZP72pi8qVWTYkt89xSMNke9X2dmz2SyRVQLJCo/OwoOjUdlGCl7JLqYQuoENCPDR4I2x6Jt0yKNAanlxjKAwoSu75C+Le980yRE3aXjmTvD1qFdn40owd0/9qjGlLougxxLylpwy/9ePjStmDwmJjmuxtDgYD2g4wlN8V5qVnCU8RBu/Oyb1nRGciSmnAUS+FTucfkJrYI74r
X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:nebula.arm.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230025)(4636009)(396003)(376002)(346002)(39860400002)(136003)(451199018)(40470700004)(46966006)(36840700001)(70206006)(4326008)(70586007)(41300700001)(8676002)(83380400001)(54906003)(8936002)(316002)(5660300002)(82740400003)(110136005)(2906002)(81166007)(44832011)(36756003)(40460700003)(40480700001)(356005)(7416002)(36860700001)(47076005)(426003)(7696005)(336012)(478600001)(86362001)(1076003)(26005)(82310400005)(186003)(2616005)(2101003)(36900700001);DIR:OUT;SFP:1101;
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB9797
X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT047.eop-EUR03.prod.protection.outlook.com
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-Correlation-Id-Prvs: 2ac69784-e906-45bb-db95-08db005b7e5d
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: UXfOEfyjGG619EEoBtbaZ0r7y0TPuZABRx0CJHZQUxKpfj6IU0LobnRvnW/t2G6uHDjorRDN9QR4/hTtghe7t4/HlNW4H/qRhwhgZkcY7e6/GRQzu8w2MIw6S1IPdfA2Xbc/OQ4YWCyUJqvcRn4k/pBrzF4ZBAHZgokhSoWblN1GEcCc78o15jmr12yDvXb+20N+mQbqvSSZsZJD8UzuY/kKOe+tP1maLgSJBQ9sxGVw18cWTkn+rRzjNyTPRLcLx09HgtRNJkBH0pnwwF50NlHxVHqllr6XiLQgp4UxNw5bb28ZfsW/bvlTk4AChAN4/5zvDN7qztBwBbuxvr0fdKBFBMEY1mkolUPbBzEIl9t0vr+OY46wXPMo1CO1/jvRGFiI8rYgkzOX8PdXVFTRKwCPZT8ioPU2uKXJ+WpKpbDt1pPjaEjJsajpkd9ec5PKD6Ws+1V2kqKSLHvgJwaGRwCDXDLngnWB7yu6ROoUZrAYYN0VJno00OFuPI/Qg6vQSd1Une0jFP+BkogATn2oFRGXcxT6yiUL1Fn5PPRdIkQdYYmc1OJ7gapnCw7FF+u/z4B7jFi7AY81omhlHE1M0FaCGCKpOm3YahlweR260/qpkkYuCD5s/dABb7Z1SLUimbUIb1ShhRbZtjVglSfepP4NDN6z8TC14AcO2tUU1EdWoK2u0/4Yph41wprGyFOxkIddjrxzJG4mUlZyIUZnkvsijI+9O8sOMNezxuyxeJU=
X-Forefront-Antispam-Report: CIP:63.35.35.123;CTRY:IE;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:64aa7808-outbound-1.mta.getcheckrecipient.com;PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com;CAT:NONE;SFS:(13230025)(4636009)(396003)(346002)(136003)(376002)(39860400002)(451199018)(46966006)(36840700001)(40470700004)(36756003)(82310400005)(7696005)(110136005)(83380400001)(426003)(47076005)(54906003)(2906002)(44832011)(40480700001)(40460700003)(82740400003)(36860700001)(450100002)(70586007)(70206006)(86362001)(478600001)(1076003)(186003)(26005)(336012)(316002)(41300700001)(4326008)(5660300002)(2616005)(81166007)(8676002)(8936002)(2101003);DIR:OUT;SFP:1101;
X-OriginatorOrg: arm.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 Jan 2023 11:42:08.0479
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 68e1093a-f634-4120-7a58-08db005b853d
X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d;Ip=[63.35.35.123];Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com]
X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT047.eop-EUR03.prod.protection.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8406
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

A Realm must access any emulated I/O mappings with the PTE_NS_SHARED bit set.
This is modelled as a PTE attribute, but is actually part of the address.

So, when MMU is disabled, the "physical address" must reflect this bit set. We
access the UART early before the MMU is enabled. So, make sure the UART is
accessed always with the bit set.

Signed-off-by: Joey Gouly <joey.gouly@arm.com>
---
 lib/arm/io.c            | 24 +++++++++++++++++++++++-
 lib/arm64/asm/pgtable.h |  5 +++++
 2 files changed, 28 insertions(+), 1 deletion(-)

diff --git a/lib/arm/io.c b/lib/arm/io.c
index 343e1082..f7c6c771 100644
--- a/lib/arm/io.c
+++ b/lib/arm/io.c
@@ -15,6 +15,8 @@
 #include <asm/psci.h>
 #include <asm/spinlock.h>
 #include <asm/io.h>
+#include <asm/mmu-api.h>
+#include <asm/pgtable.h>
 
 #include "io.h"
 
@@ -29,6 +31,24 @@ static struct spinlock uart_lock;
 #define UART_EARLY_BASE (u8 *)(unsigned long)CONFIG_UART_EARLY_BASE
 static volatile u8 *uart0_base = UART_EARLY_BASE;
 
+static inline volatile u8 *get_uart_base(void)
+{
+	/*
+	 * The address of the UART base may be different
+	 * based on whether we are running with/without
+	 * MMU enabled.
+	 *
+	 * For realms, we must force to use the shared physical
+	 * alias with MMU disabled, to make sure the I/O can
+	 * be emulated.
+	 * When the MMU is turned ON, the mappings are created
+	 * appropriately.
+	 */
+	if (mmu_enabled())
+		return uart0_base;
+	return (u8 *)arm_shared_phys_alias((void *)uart0_base);
+}
+
 static void uart0_init(void)
 {
 	/*
@@ -81,9 +101,11 @@ void io_init(void)
 
 void puts(const char *s)
 {
+	volatile u8 *uart_base = get_uart_base();
+
 	spin_lock(&uart_lock);
 	while (*s)
-		writeb(*s++, uart0_base);
+		writeb(*s++, uart_base);
 	spin_unlock(&uart_lock);
 }
 
diff --git a/lib/arm64/asm/pgtable.h b/lib/arm64/asm/pgtable.h
index 5b9f40b0..871c03e9 100644
--- a/lib/arm64/asm/pgtable.h
+++ b/lib/arm64/asm/pgtable.h
@@ -28,6 +28,11 @@ extern unsigned long prot_ns_shared;
 */
 #define PTE_NS_SHARED		(prot_ns_shared)
 
+static inline unsigned long arm_shared_phys_alias(void *addr)
+{
+	return ((unsigned long)addr | PTE_NS_SHARED);
+}
+
 /*
  * Highest possible physical address supported.
  */
-- 
2.17.1