MIME-Version: 1.0
References: <20221231074041.264738-1-sergio.paracuellos@gmail.com> <167541647472.1154578.14891717976450626734.b4-ty@kernel.org>
In-Reply-To: <167541647472.1154578.14891717976450626734.b4-ty@kernel.org>
From:   Sergio Paracuellos <sergio.paracuellos@gmail.com>
Date:   Fri, 3 Feb 2023 10:31:26 +0100
Message-ID: <CAMhs-H9-dJj_RKBjTx3KjRd1_1C=BxuuFMJ22ZpauarEbvSpNQ@mail.gmail.com>
Subject: Re: [PATCH v2] PCI: mt7621: Sleep a bit after power on the PCIs phy ports
To:     Lorenzo Pieralisi <lpieralisi@kernel.org>
Cc:     linux-pci@vger.kernel.org, bhelgaas@google.com, kw@linux.com,
        linux-kernel@vger.kernel.org, robh@kernel.org,
        matthias.bgg@gmail.com
Content-Type: text/plain; charset="UTF-8"
Precedence: bulk

On Fri, Feb 3, 2023 at 10:29 AM Lorenzo Pieralisi <lpieralisi@kernel.org> wrote:
>
> On Sat, 31 Dec 2022 08:40:41 +0100, Sergio Paracuellos wrote:
> > Some devices like ZBT WE1326 and ZBT WF3526-P and some Netgear models need
> > to sleep a bit after call to mt7621_pcie_init_port() driver function to get
> > into reliable boots for both warm and hard resets. The needed time for these
> > devices to always detect the ports seems to be from 75 to 100 milliseconds.
> > There is no datasheet or something similar to really understand why this
> > extra time is needed in these devices but not in most of the boards which
> > use mt7621 SoC. This issue has been reported by openWRT community and the
> > complete discussion is in [0]. The selected time of 100 milliseconds has
> > been also tested in these devices ending up in an always working platform.
> > Hence, properly add the extra 100 milliseconds msleep() function call to make
> > also these devices work.
> >
> > [...]
>
> Applied to pci/controller/mt7621, thanks!
>
> [1/1] PCI: mt7621: Sleep a bit after power on the PCIs phy ports
>       https://git.kernel.org/pci/pci/c/0cb2a8f3456f
>
> Thanks,
> Lorenzo

Thanks!
   Sergio Paracuellos