Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Subject: Re: [PATCH V2] riscv: Fixup race condition on PG_dcache_clean in
 flush_icache_pte
From:   patchwork-bot+linux-riscv@kernel.org
Message-Id: <167598601736.16272.8641782921035193984.git-patchwork-notify@kernel.org>
Date:   Thu, 09 Feb 2023 23:40:17 +0000
References: <20230127035306.1819561-1-guoren@kernel.org>
In-Reply-To: <20230127035306.1819561-1-guoren@kernel.org>
To:     Guo Ren <guoren@kernel.org>
Cc:     linux-riscv@lists.infradead.org, arnd@arndb.de,
        palmer@rivosinc.com, conor.dooley@microchip.com,
        apatel@ventanamicro.com, atishp@atishpatra.org,
        mark.rutland@arm.com, bjorn@kernel.org, tongtiangen@huawei.com,
        ajones@ventanamicro.com, andrew@sifive.com,
        linux-kernel@vger.kernel.org, guoren@linux.alibaba.com
Precedence: bulk

Hello:

This patch was applied to riscv/linux.git (fixes)
by Palmer Dabbelt <palmer@rivosinc.com>:

On Thu, 26 Jan 2023 22:53:06 -0500 you wrote:
> From: Guo Ren <guoren@linux.alibaba.com>
> 
> In commit 588a513d3425 ("arm64: Fix race condition on PG_dcache_clean
> in __sync_icache_dcache()"), we found RISC-V has the same issue as the
> previous arm64. The previous implementation didn't guarantee the correct
> sequence of operations, which means flush_icache_all() hasn't been
> called when the PG_dcache_clean was set. That would cause a risk of page
> synchronization.
> 
> [...]

Here is the summary with links:
  - [V2] riscv: Fixup race condition on PG_dcache_clean in flush_icache_pte
    https://git.kernel.org/riscv/c/950b879b7f02

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html