Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 40EE6C636CC for ; Mon, 13 Feb 2023 17:51:42 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230222AbjBMRvk (ORCPT ); Mon, 13 Feb 2023 12:51:40 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36692 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230180AbjBMRvh (ORCPT ); Mon, 13 Feb 2023 12:51:37 -0500 Received: from mail-pl1-x629.google.com (mail-pl1-x629.google.com [IPv6:2607:f8b0:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0AF631E2B4 for ; Mon, 13 Feb 2023 09:51:35 -0800 (PST) Received: by mail-pl1-x629.google.com with SMTP id m2so14285879plg.4 for ; Mon, 13 Feb 2023 09:51:35 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:from:to:cc:subject:date:message-id:reply-to; bh=b1rCNA4cuV2MbKCZjKd9ExnkpJbsqU8Ywy+PrX2AtP0=; b=HOAK8lXHxmYUb3rxFNQJbKm81lvDY+PrZpu/7b1GKulxKUZdwMnOETeavjzADWTjLI PWGE2hbSpKuYbzJ0yBI2KwMxIpWhiKU4607wisoAZu1tsgFddylpnpleUotSzQ14I0du 44H77whWzlS6Wdo53gcJ+uI1cYJEd7gJ48f0jkC7e8ZRU0UX9fPL68iZfA5tdM3R8ZYt 2E3qGpAZKq/oS2D4Pax/DxNyhyEXFvPFY7/rHDyIq9cFU36J/fSzwviFVKmrZ5iLFFzw ZQgCyVUFBW4YRdWeiznP5eaoj2Y4eCH+aWq7I+0v8SPTbpHSfjArdXKIh/4YTIkDokOR FdUg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=in-reply-to:content-disposition:mime-version:references:message-id :subject:cc:to:from:date:x-gm-message-state:from:to:cc:subject:date :message-id:reply-to; bh=b1rCNA4cuV2MbKCZjKd9ExnkpJbsqU8Ywy+PrX2AtP0=; b=v0i6gskPWLyc/6o8X+AR2cGXO6Vk+KJmfALDAeVxPi7NIEfaHhDNWTLHp3JoolTeyx xOXaSfNughTCa2Oio5J2OoRadnrCDN5nC8PXdRPkZwbGNrcLCxMtC211fzkyV4W5/Xmi oOsN7eP5Z63JY6C3BqFCgCLsl1K3FEaiAXnfmS6/uDKV4s/mmLGVgooiVRnfh/yvGBFj cgz4Juml86w4BtckqTH4b/YWTRLSCvfDgEuNkcR1S8XiVnXX3JMTtLtzCTw6Qhsnhx07 4pNbifG4F03zeK2msRH3cfKG/DOXtM+7FKoCrlURlKKzNXAMEJov3hRaYR1gPY7WClbP DTYg== X-Gm-Message-State: AO0yUKVd3jDpB/RbiCRqdfni6hqXtxMTl+EZ9dopXdg51BOs4aZdI2+W J229Sj5U9pobuLMDdewkNsBG3Q== X-Google-Smtp-Source: AK7set/c2OfW27Z3nu/u/P90OjUPxgBg49c76FMYOxMM8kg+OUSb7WQySsvC8EDCESqLxXpcesj21A== X-Received: by 2002:a17:90a:e7cb:b0:233:e4f6:43d1 with SMTP id kb11-20020a17090ae7cb00b00233e4f643d1mr6205167pjb.45.1676310694510; Mon, 13 Feb 2023 09:51:34 -0800 (PST) Received: from sunil-laptop ([49.206.14.226]) by smtp.gmail.com with ESMTPSA id f17-20020a63f111000000b004fb10399da2sm3108708pgi.56.2023.02.13.09.51.30 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 13 Feb 2023 09:51:34 -0800 (PST) Date: Mon, 13 Feb 2023 23:21:27 +0530 From: Sunil V L To: Conor Dooley Cc: Palmer Dabbelt , Albert Ou , "Rafael J . Wysocki" , Len Brown , Thomas Gleixner , Marc Zyngier , Daniel Lezcano , Jonathan Corbet , linux-riscv@lists.infradead.org, linux-acpi@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, Anup Patel , Andrew Jones , Atish Patra Subject: Re: [PATCH 19/24] RISC-V: ACPI: cpufeature: Add ACPI support in riscv_fill_hwcap() Message-ID: References: <20230130182225.2471414-1-sunilvl@ventanamicro.com> <20230130182225.2471414-20-sunilvl@ventanamicro.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Feb 09, 2023 at 09:47:52PM +0000, Conor Dooley wrote: > On Mon, Jan 30, 2023 at 11:52:20PM +0530, Sunil V L wrote: > > On ACPI based systems, the information about the hart > > like ISA, extesions supported are defined in RISC-V Hart > > Capabilities Table (RHCT). Enable filling up hwcap structure > > based on the information in RHCT. > > > > Signed-off-by: Sunil V L > > --- > > arch/riscv/kernel/cpufeature.c | 45 ++++++++++++++++++++++++++++------ > > 1 file changed, 38 insertions(+), 7 deletions(-) > > > > diff --git a/arch/riscv/kernel/cpufeature.c b/arch/riscv/kernel/cpufeature.c > > index 93e45560af30..c10177c608f8 100644 > > --- a/arch/riscv/kernel/cpufeature.c > > +++ b/arch/riscv/kernel/cpufeature.c > > @@ -6,12 +6,14 @@ > > * Copyright (C) 2017 SiFive > > */ > > > > +#include > > #include > > #include > > #include > > #include > > #include > > #include > > +#include > > #include > > #include > > #include > > @@ -21,6 +23,7 @@ > > #include > > #include > > #include > > +#include > > Is there a reason this header is not added with the other linux ones? > No, let me move it. > > > > #define NUM_ALPHA_EXTS ('z' - 'a' + 1) > > > > @@ -93,7 +96,10 @@ void __init riscv_fill_hwcap(void) > > char print_str[NUM_ALPHA_EXTS + 1]; > > int i, j, rc; > > unsigned long isa2hwcap[26] = {0}; > > + struct acpi_table_header *rhct; > > + acpi_status status; > > unsigned long hartid; > > + unsigned int cpu; > > > > isa2hwcap['i' - 'a'] = COMPAT_HWCAP_ISA_I; > > isa2hwcap['m' - 'a'] = COMPAT_HWCAP_ISA_M; > > @@ -106,18 +112,38 @@ void __init riscv_fill_hwcap(void) > > > > bitmap_zero(riscv_isa, RISCV_ISA_EXT_MAX); > > > > - for_each_of_cpu_node(node) { > > + if (!acpi_disabled) { > > + > > Extraneous blank line. > Okay > > + status = acpi_get_table(ACPI_SIG_RHCT, 0, &rhct); > > + if (ACPI_FAILURE(status)) > > + return; > > + } > > + > > + for_each_possible_cpu(cpu) { > > unsigned long this_hwcap = 0; > > DECLARE_BITMAP(this_isa, RISCV_ISA_EXT_MAX); > > const char *temp; > > > > - rc = riscv_of_processor_hartid(node, &hartid); > > - if (rc < 0) > > - continue; > > + if (acpi_disabled) { > > + node = of_cpu_device_node_get(cpu); > > + if (node) { > > + rc = riscv_of_processor_hartid(node, &hartid); > > + if (rc < 0) > > + continue; > > > > - if (of_property_read_string(node, "riscv,isa", &isa)) { > > - pr_warn("Unable to find \"riscv,isa\" devicetree entry\n"); > > - continue; > > + if (of_property_read_string(node, "riscv,isa", &isa)) { > > + pr_warn("Unable to find \"riscv,isa\" devicetree entry\n"); > > + continue; > > + } > > + of_node_put(node); > > + } > > + } else { > > + rc = acpi_get_riscv_isa(rhct, get_acpi_id_for_cpu(cpu), &isa); > > + if (rc < 0) { > > + pr_warn("Unable to get ISA for the hart - %d\n", > > + cpu); > > The alignment here is wrong, but the whole thing fits on a single line. > Okay > > + continue; > > + } > > } > > > > temp = isa; > > @@ -248,6 +274,11 @@ void __init riscv_fill_hwcap(void) > > bitmap_and(riscv_isa, riscv_isa, this_isa, RISCV_ISA_EXT_MAX); > > } > > > > +#ifdef CONFIG_ACPI > > Is this guard actually needed, or is acpi_put_table() always available? > It can be removed. Thanks, Sunil > Cheers, > Conor. > > > + if (!acpi_disabled) > > + acpi_put_table((struct acpi_table_header *)rhct); > > +#endif > > + > > /* We don't support systems with F but without D, so mask those out > > * here. */ > > if ((elf_hwcap & COMPAT_HWCAP_ISA_F) && !(elf_hwcap & COMPAT_HWCAP_ISA_D)) { > > -- > > 2.38.0 > >