Content-Type: text/plain; charset="utf-8"
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Subject: Re: [PATCH v1 0/2] dt-bindings: Add a cpu-capacity property for RISC-V
From:   patchwork-bot+linux-riscv@kernel.org
Message-Id: <167647322047.11521.3970704369661052762.git-patchwork-notify@kernel.org>
Date:   Wed, 15 Feb 2023 15:00:20 +0000
References: <20230104180513.1379453-1-conor@kernel.org>
In-Reply-To: <20230104180513.1379453-1-conor@kernel.org>
To:     Conor Dooley <conor@kernel.org>
Cc:     linux-riscv@lists.infradead.org, palmer@dabbelt.com,
        conor.dooley@microchip.com, leyfoon.tan@starfivetech.com,
        sudeep.holla@arm.com, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org, corbet@lwn.net,
        alexs@kernel.org, siyanteng@loongson.cn, lpieralisi@kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-doc@vger.kernel.org
Precedence: bulk

Hello:

This series was applied to riscv/linux.git (for-next)
by Palmer Dabbelt <palmer@rivosinc.com>:

On Wed,  4 Jan 2023 18:05:12 +0000 you wrote:
> From: Conor Dooley <conor.dooley@microchip.com>
> 
> Hey,
> 
> Ever since RISC-V starting using generic arch topology code, the code
> paths for cpu-capacity have been there but there's no binding defined to
> actually convey the information. Defining the same property as used on
> arm seems to be the only logical thing to do, so do it.
> 
> [...]

Here is the summary with links:
  - [v1,1/2] dt-bindings: arm: move cpu-capacity to a shared loation
    https://git.kernel.org/riscv/c/7d2078310cbf
  - [v1,2/2] dt-bindings: riscv: add a capacity-dmips-mhz cpu property
    https://git.kernel.org/riscv/c/991994509ee9

You are awesome, thank you!
-- 
Deet-doot-dot, I am a bot.
https://korg.docs.kernel.org/patchwork/pwbot.html