Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 2E659C61DA4 for ; Thu, 16 Feb 2023 08:11:03 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229833AbjBPILA (ORCPT ); Thu, 16 Feb 2023 03:11:00 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39238 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229492AbjBPIKk (ORCPT ); Thu, 16 Feb 2023 03:10:40 -0500 Received: from mail-ej1-x635.google.com (mail-ej1-x635.google.com [IPv6:2a00:1450:4864:20::635]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 188FC23863 for ; Thu, 16 Feb 2023 00:10:36 -0800 (PST) Received: by mail-ej1-x635.google.com with SMTP id t24so3234902eji.4 for ; Thu, 16 Feb 2023 00:10:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :from:to:cc:subject:date:message-id:reply-to; bh=oW0V6umLJy0hS07mWMTA08LmxSLhrAJj8WzjMCOF2bw=; b=Q/l20dOw+fFU30ZZsMO3nTpWbTXVMGX9nDXDEIIrCD/27js0WE/SpBC8PjaueADFv2 2TdpVfe/hJ0ftL4MGJIj+EmbR/GyCkTdnThpauSxR5AY2zNwl9E/TjGht6H+Gn6O7JqT 4RkgrLo0C15R2KnaZOyUtXliU+tZf1riBT+99p75VOiXtUhX2XKudTrsRuMAMen3dlKa qvE92lbnqbViniVNKeDsc3Ut31Ev5a/E1fLy/GvJF//vB1QTkt66bXKf0JgdxkMNKLfr O7O7AM7i9Ctgj7wsSa1w/oIKxnJhTzcEhFPzqsz4TvMaOYNZuXuM+7vt/8W06U9ZG15t HfXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:in-reply-to:from:references:cc:to :content-language:subject:user-agent:mime-version:date:message-id :x-gm-message-state:from:to:cc:subject:date:message-id:reply-to; bh=oW0V6umLJy0hS07mWMTA08LmxSLhrAJj8WzjMCOF2bw=; b=zIzYU7LS9PPTOei5dB5ow14rD041Rgcnr2LTn6xCDJVaaBR2zXTGOkVaHGwEfmu/Mt LITrhcLkbhA7fpL2yXyxLQQpxNgpYWqgMzfVNW955a1H00bj9IwkkDPjU3VSuNhWR/FP 4lM4r095V+Udd4Oh4WPl7ySe5iQDb8d9Re69NhhEWBe5SQeJjxg4p3A/V7+VN+CbqJKO dnhOA36JUbqcu0+6h4p8pB2oux5MnnZhDYOZ0pzmbiu+icfOes9NlvTZG6XlMQ6rFHgO J3Uc+rqbKMIgX7by19o9ri5NQ4uGt9S8R7DovYyhmnr2J3b7p3VeGRLxxeCBy0+7l1bo 8T5A== X-Gm-Message-State: AO0yUKX1aQPYpt3dcm7ucAjTmuZVuGvQsBDRyZF5yukgcB0tm9f0AQjN UNL7lAOITpQOMAeYMws3Ge2Pbg== X-Google-Smtp-Source: AK7set+IG8aKhp/1WTD7nwtbH604B/L6qXfYbtPaA03zUfX6H1lEkvKZrd0aeoZ70gQgV5BAX4wwyQ== X-Received: by 2002:a17:906:288b:b0:88a:888b:c8b with SMTP id o11-20020a170906288b00b0088a888b0c8bmr5504301ejd.35.1676535034591; Thu, 16 Feb 2023 00:10:34 -0800 (PST) Received: from [192.168.1.109] ([178.197.216.144]) by smtp.gmail.com with ESMTPSA id jt8-20020a170906dfc800b008b13ce1c460sm477556ejc.40.2023.02.16.00.10.32 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 16 Feb 2023 00:10:34 -0800 (PST) Message-ID: <49c8255e-66f3-fa1f-2949-1f03f77a0fa4@linaro.org> Date: Thu, 16 Feb 2023 09:10:32 +0100 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.7.1 Subject: Re: [PATCH V2 1/2] dt-bindings: interrupt-controller: Add Loongson EIOINTC Content-Language: en-US To: Binbin Zhou Cc: Binbin Zhou , Huacai Chen , Jiaxun Yang , Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , Jianmin Lv , Huacai Chen , linux-kernel@vger.kernel.org, linux-mips@vger.kernel.org, loongarch@lists.linux.dev, devicetree@vger.kernel.org, loongson-kernel@lists.loongnix.cn References: <23068d0c-d37c-0563-e1c1-e4d112059f5b@linaro.org> From: Krzysztof Kozlowski In-Reply-To: Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 16/02/2023 02:46, Binbin Zhou wrote: > On Tue, Feb 14, 2023 at 8:43 PM Krzysztof Kozlowski > wrote: >> >> On 14/02/2023 13:40, Binbin Zhou wrote: >>> On Tue, Feb 14, 2023 at 5:53 PM Krzysztof Kozlowski >>> wrote: >>>> >>>> On 13/02/2023 13:15, Binbin Zhou wrote: >>>>> Add Loongson Extended I/O Interrupt controller binding with DT schema >>>>> format using json-schema. >>>>> >>>>> Signed-off-by: Binbin Zhou >>>>> --- >>>>> .../loongson,eiointc.yaml | 80 +++++++++++++++++++ >>>>> 1 file changed, 80 insertions(+) >>>>> create mode 100644 Documentation/devicetree/bindings/interrupt-controller/loongson,eiointc.yaml >>>>> >>>>> diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongson,eiointc.yaml b/Documentation/devicetree/bindings/interrupt-controller/loongson,eiointc.yaml >>>>> new file mode 100644 >>>>> index 000000000000..88580297f955 >>>>> --- /dev/null >>>>> +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,eiointc.yaml >>>>> @@ -0,0 +1,80 @@ >>>>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >>>>> +%YAML 1.2 >>>>> +--- >>>>> +$id: "http://devicetree.org/schemas/interrupt-controller/loongson,eiointc.yaml#" >>>>> +$schema: "http://devicetree.org/meta-schemas/core.yaml#" >>>> >>>> Drop quotes from bopth. >>>> >>>>> + >>>>> +title: Loongson Extended I/O Interrupt Controller >>>>> + >>>>> +maintainers: >>>>> + - Binbin Zhou >>>>> + >>>>> +description: | >>>>> + This interrupt controller is found on the Loongson-3 family chips and >>>>> + Loongson-2K0500 chip and is used to distribute interrupts directly to >>>>> + individual cores without forwarding them through the HT's interrupt line. >>>>> + >>>>> +allOf: >>>>> + - $ref: /schemas/interrupt-controller.yaml# >>>>> + >>>>> +properties: >>>>> + compatible: >>>>> + enum: >>>>> + - loongson,eiointc-1.0 >>>> >>>> Why not using SoC based compatible? It is preferred. >>> >>> Hi Krzysztof: >>> >>> So far, from the datasheet, I know that only the EXIOINTC of the >>> Loongson-2K0500 is different from the other chips, and that is the >>> "loongson,eio-num-vecs" below, which is 128, while all the others are >>> 256. >>> My original idea was to add this property to make compatible >>> consistent, and also to make it easier to add new chips if they have >>> different eio-num-vecs. >> >> We talk about different things. SoC based compatibles are preferred over >> version ones. This was on the lists expressed many times. Please provide >> a reason why you deviate from general recommendation. Flexibility and >> genericness of bindings is not a reason - it's the opposite of the >> argument, thus this will be a: NAK. :( >> >> > Hi Krzysztof: > > Allow me to give a brief overview of the current status of eiointc (DT-based): > Loongson-3A series supports eiointc; > Loongson-2K1000 does not support eiointc now; > Loongson-2K0500 supports eiointc, with differences from > Loongson-3, e.g. only up to 128 devices are supported; > Loongson-2K2000 supports eiointc, similar to Loongson-3. > .... > > As can be seen, there is now a bit of confusion in the chip's design of eiointc. > > The design of eiointc is probably refined step by step with the chip. > The same version of eiointc can be used for multiple chips, and the > same chip series may also use different versions of eiointc. Low-end > chips may use eiointc-2.0, and high-end chips may use eiointc-1.0, > depending on the time it's produced. > > So in the Loongson-2K series I have defined the current state as > eiointc-1.0, using the dts property to indicate the maximum number of > devices supported by eiointc that can be used directly in the driver. > > If there are new changes to the design later on, such as the > definition of registers, we can call it eiointc-2.0, which can also > cover more than one chip. Just go with SoC-based compatibles. If your version is not specific enough, then it is not a good way to represent the hardware. Best regards, Krzysztof