Date:   Fri, 17 Feb 2023 22:45:24 +0100
From:   Wolfram Sang <wsa@kernel.org>
To:     Manikanta Guntupalli <manikanta.guntupalli@amd.com>
Cc:     michal.simek@xilinx.com, michal.simek@amd.com,
        devicetree@vger.kernel.org, andrew@lunn.ch, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org,
        linux-arm-kernel@lists.infradead.org, linux-i2c@vger.kernel.org,
        linux-kernel@vger.kernel.org, git@amd.com, srinivas.goud@amd.com,
        shubhrajyoti.datta@amd.com, manion05gk@gmail.com,
        Raviteja Narayanam <raviteja.narayanam@xilinx.com>
Subject: Re: [PATCH V6 3/3] i2c: xiic: Add SCL frequency configuration support
Message-ID: <Y+/1dO03cvNbzfWk@shikoro>
Mail-Followup-To: Wolfram Sang <wsa@kernel.org>,
        Manikanta Guntupalli <manikanta.guntupalli@amd.com>,
        michal.simek@xilinx.com, michal.simek@amd.com,
        devicetree@vger.kernel.org, andrew@lunn.ch, robh+dt@kernel.org,
        krzysztof.kozlowski+dt@linaro.org,
        linux-arm-kernel@lists.infradead.org, linux-i2c@vger.kernel.org,
        linux-kernel@vger.kernel.org, git@amd.com, srinivas.goud@amd.com,
        shubhrajyoti.datta@amd.com, manion05gk@gmail.com,
        Raviteja Narayanam <raviteja.narayanam@xilinx.com>
References: <1676467944-17426-1-git-send-email-manikanta.guntupalli@amd.com>
 <1676467944-17426-4-git-send-email-manikanta.guntupalli@amd.com>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
        protocol="application/pgp-signature"; boundary="v9dWdwZ/vqGMAhLb"
Content-Disposition: inline
In-Reply-To: <1676467944-17426-4-git-send-email-manikanta.guntupalli@amd.com>
Precedence: bulk


--v9dWdwZ/vqGMAhLb
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Wed, Feb 15, 2023 at 07:02:24PM +0530, Manikanta Guntupalli wrote:
> From: Raviteja Narayanam <raviteja.narayanam@xilinx.com>
>=20
> From 'clock-frequency' device tree property, configure I2C SCL
> frequency by calculating the timing register values according to
> input clock.
>=20
> After soft reset in reinit function, the timing registers are set
> to default values (configured in design tool). So, setting SCL
> frequency is done inside reinit function after the soft reset.
> This allows configuration of SCL frequency exclusively through
> software via device tree property, overriding the design.
> If the clock-frequency parameter is not specified in DT, driver
> doesn't configure frequency, making it backward compatible.
>=20
> Signed-off-by: Raviteja Narayanam <raviteja.narayanam@xilinx.com>
> Signed-off-by: Manikanta Guntupalli <manikanta.guntupalli@amd.com>
> Acked-by: Michal Simek <michal.simek@amd.com>

Applied to for-next, thanks!


--v9dWdwZ/vqGMAhLb
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAABCgAdFiEEOZGx6rniZ1Gk92RdFA3kzBSgKbYFAmPv9XQACgkQFA3kzBSg
KbbHAA//bWv7c9SD1ZqJg8loddrZ65QP1kQeG+s8WjWCmnEHcnPg+YdGmahUt+64
6JgM7vFV5KSPakzk1Ra3rK3t56H627STGN1FgAdcKVorGAiS+ZruhXgij49NL/46
7Ut9iStQAAuY22SnT8JoefcRgb2OKs87zJ36hZFZNe0+ifnpmU7KNRfZu1cShxSk
a+1kHshrk7cYzUebZXhieugVWLyHwSSO/eO3zX7z69YDHdWPkwpwTq5+faUDnFaN
ekM+vEwDAAWmpy7VVFF0/xtqMWbRRZq8C2zcCDTbbGK9kTeSLrS6j7JWjcA0Qql0
u/Ej+v4K4u0PvkYUSFzI3Fy7qShIyx0PVkrSUWOtSfrvgnH3dm7daUZ/4kQu7A60
4Q3ACu20/+YcmTtab4MH3hl4FnR0rIxYqL/A9dUaFH6TtcGe5MgthbClICpyZqYi
jLPlOFtnqXPwJN4m+ZuHRYtdYN6cgADZABArqiVcSYbH9bkkSbTRieeho3v+jdTf
DTb91PxLaZ/eY7fQ1EmyLT44Z6w8AqydNuiLa1bmj2bkrd9WPf8YFQljIt5cWfTJ
ZtHgksGE6VrBMdh0bgeYIgnS/AMpNxJPcdyQ080JWPy79kpM8J9DnR+6k00RblrD
t2fAdvmFM5Xngkfqf63SOVEqCsw86ABY96z7l7AQovH1InV+/Vs=
=5+yg
-----END PGP SIGNATURE-----

--v9dWdwZ/vqGMAhLb--