Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 85A82C6379F for ; Mon, 20 Feb 2023 10:30:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231596AbjBTKa6 (ORCPT ); Mon, 20 Feb 2023 05:30:58 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52280 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229492AbjBTKa4 (ORCPT ); Mon, 20 Feb 2023 05:30:56 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8F12414483; Mon, 20 Feb 2023 02:30:54 -0800 (PST) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 31K7ZGF1006855; Mon, 20 Feb 2023 10:30:35 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=WT4xFlCd9cdezwSaRQDGgs3Y1+V87UL6gg3SU9kVVnE=; b=kxCgNuDnQBj/qea61J4DLqJKraRnLtNYh15qb6Ae/g+CNNx5VPOQLW/no42SB0aJdwKx VWKF4hBAKH9SWAqPa0eYOCFhhFgd5ZAu+i5nnP1F8xHtzpyT+X/bB4Zj8SsV1ipyZflm hrSzOrIiXu6ouq3zaShVrQerxmeeaw8YGPJxx5ZRuhlLU8f3BaIwE5ZJYIPFH90rYSO+ JCJ27mk0MXe/Brqste3MNcpjgLt9j8TvLwzzOfx1BWZaCiKbfmLoFUy//81PWfWqCVdN Yq6X2dkkaSwaiHlMH2oX2uDnVN+PPifVCulAwL5Kay3rkkqKdjb0EKp1j8zAuvXxknqS vg== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3ntq2emtkt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 20 Feb 2023 10:30:34 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 31KAUXuv028436 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 20 Feb 2023 10:30:33 GMT Received: from [10.216.40.108] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Mon, 20 Feb 2023 02:30:24 -0800 Message-ID: <45ea27af-d4d3-48b4-236d-128a26552d6c@quicinc.com> Date: Mon, 20 Feb 2023 16:00:21 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.6.1 Subject: Re: [PATCH V5 5/5] firmware: scm: Modify only the DLOAD bit in TCSR register for download mode Content-Language: en-US To: Mukesh Ojha , , , , , , , , , , , , , , , , , , , , CC: , , , , , , References: <20230216120012.28357-1-quic_poovendh@quicinc.com> <20230216120012.28357-6-quic_poovendh@quicinc.com> <51bd93be-f8d3-a33c-18ad-ba4a331f2bcf@quicinc.com> <38780d01-3e02-fd30-4c11-8cb307eeae4d@quicinc.com> From: POOVENDHAN SELVARAJ In-Reply-To: <38780d01-3e02-fd30-4c11-8cb307eeae4d@quicinc.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: oqLFsz8hOMG3DwUoLHd7g5BNxzW-LCEn X-Proofpoint-GUID: oqLFsz8hOMG3DwUoLHd7g5BNxzW-LCEn X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.219,Aquarius:18.0.930,Hydra:6.0.562,FMLib:17.11.170.22 definitions=2023-02-20_08,2023-02-17_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 clxscore=1015 suspectscore=0 impostorscore=0 spamscore=0 mlxscore=0 mlxlogscore=999 malwarescore=0 bulkscore=0 lowpriorityscore=0 adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2212070000 definitions=main-2302200094 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2/18/2023 1:19 AM, Mukesh Ojha wrote: > > > On 2/16/2023 7:30 PM, Mukesh Ojha wrote: >> >> >> On 2/16/2023 5:30 PM, Poovendhan Selvaraj wrote: >>> CrashDump collection is based on the DLOAD bit of TCSR register. >>> To retain other bits, we read the register and modify only the DLOAD >>> bit as >>> the other bits have their own significance. >>> >>> Co-developed-by: Anusha Rao >>> Signed-off-by: Anusha Rao >>> Co-developed-by: Kathiravan Thirumoorthy >>> Signed-off-by: Kathiravan Thirumoorthy >>> Signed-off-by: Poovendhan Selvaraj >>> --- >>>   Changes in V5: >>>     - checking the return value in qcom_scm_set_download_mode >>> function as >>>       suggested by Srinivas Kandagatla >>> >>>   Changes in V4: >>>     - retain the orginal value of tcsr register when download mode >>>       is not set >>> >>>   drivers/firmware/qcom_scm.c | 21 ++++++++++++++++----- >>>   1 file changed, 16 insertions(+), 5 deletions(-) >>> >>> diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c >>> index 468d4d5ab550..d88c5f14bd54 100644 >>> --- a/drivers/firmware/qcom_scm.c >>> +++ b/drivers/firmware/qcom_scm.c >>> @@ -407,7 +407,7 @@ int qcom_scm_set_remote_state(u32 state, u32 id) >>>   } >>>   EXPORT_SYMBOL(qcom_scm_set_remote_state); >>> -static int __qcom_scm_set_dload_mode(struct device *dev, bool enable) >>> +static int __qcom_scm_set_dload_mode(struct device *dev, u32 val, >>> bool enable) >>>   { >>>       struct qcom_scm_desc desc = { >>>           .svc = QCOM_SCM_SVC_BOOT, >>> @@ -417,7 +417,8 @@ static int __qcom_scm_set_dload_mode(struct >>> device *dev, bool enable) >>>           .owner = ARM_SMCCC_OWNER_SIP, >>>       }; >>> -    desc.args[1] = enable ? QCOM_SCM_BOOT_SET_DLOAD_MODE : 0; >>> +    desc.args[1] = enable ? val | QCOM_SCM_BOOT_SET_DLOAD_MODE : >>> +                val & ~(QCOM_SCM_BOOT_SET_DLOAD_MODE); >>>       return qcom_scm_call_atomic(__scm->dev, &desc, NULL); >>>   } >>> @@ -426,15 +427,25 @@ static void qcom_scm_set_download_mode(bool >>> enable) >>>   { >>>       bool avail; >>>       int ret = 0; >>> +    u32 dload_addr_val; >>>       avail = __qcom_scm_is_call_available(__scm->dev, >>>                            QCOM_SCM_SVC_BOOT, >>>                            QCOM_SCM_BOOT_SET_DLOAD_MODE); >>> +    ret = qcom_scm_io_readl(__scm->dload_mode_addr, &dload_addr_val); >>> + >>> +    if (ret) { >>> +        dev_err(__scm->dev, >>> +            "failed to read dload mode address value: %d\n", ret); >>> +        return; >>> +    } >>> + >>>       if (avail) { >>> -        ret = __qcom_scm_set_dload_mode(__scm->dev, enable); >>> +        ret = __qcom_scm_set_dload_mode(__scm->dev, dload_addr_val, >>> enable); >> >> Did you test this on a target where it comes under this if statement? >> does it really need to know dload_mode_addr for this target ? > > > Can we do something like this? I would let other review as well. > > --------------------------------------->0------------------------------------------- > > diff --git a/drivers/firmware/qcom_scm.c b/drivers/firmware/qcom_scm.c > index cdbfe54..26b7eda 100644 > --- a/drivers/firmware/qcom_scm.c > +++ b/drivers/firmware/qcom_scm.c > @@ -419,6 +419,7 @@ static void qcom_scm_set_download_mode(bool enable) >  { >         bool avail; >         int ret = 0; > +       u32 dload_addr_val; > >         avail = __qcom_scm_is_call_available(__scm->dev, >                                              QCOM_SCM_SVC_BOOT, > @@ -426,8 +427,16 @@ static void qcom_scm_set_download_mode(bool enable) >         if (avail) { >                 ret = __qcom_scm_set_dload_mode(__scm->dev, enable); >         } else if (__scm->dload_mode_addr) { > -               ret = qcom_scm_io_writel(__scm->dload_mode_addr, > -                               enable ? QCOM_SCM_BOOT_SET_DLOAD_MODE > : 0); > +               ret = qcom_scm_io_readl(__scm->dload_mode_addr, > &dload_addr_val); > +               if (ret) { > +                       dev_err(__scm->dev, > +                               "failed to read dload mode address > value: %d\n", ret); > +                       return; > +               } > + > +               ret = qcom_scm_io_writel(__scm->dload_mode_addr, enable ? > +                               dload_addr_val | > QCOM_SCM_BOOT_SET_DLOAD_MODE : > +                               dload_addr_val & > ~(QCOM_SCM_BOOT_SET_DLOAD_MODE)); >         } else { >                 dev_err(__scm->dev, >                         "No available mechanism for setting download > mode\n"); > > -Mukesh Okay sure..Agreed, will address this in the next patch. >> >> -Mukesh >>>       } else if (__scm->dload_mode_addr) { >>> -        ret = qcom_scm_io_writel(__scm->dload_mode_addr, >>> -                enable ? QCOM_SCM_BOOT_SET_DLOAD_MODE : 0); >>> +        ret = qcom_scm_io_writel(__scm->dload_mode_addr, enable ? >>> +                dload_addr_val | QCOM_SCM_BOOT_SET_DLOAD_MODE : >>> +                dload_addr_val & ~(QCOM_SCM_BOOT_SET_DLOAD_MODE)); >>>       } else { >>>           dev_err(__scm->dev, >>>               "No available mechanism for setting download mode\n"); Best Regards, Poovendhan S