From:   Krishna Yarlagadda <kyarlagadda@nvidia.com>
To:     Mark Brown <broonie@kernel.org>
CC:     "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "peterhuewe@gmx.de" <peterhuewe@gmx.de>,
        "jgg@ziepe.ca" <jgg@ziepe.ca>,
        "jarkko@kernel.org" <jarkko@kernel.org>,
        "krzysztof.kozlowski+dt@linaro.org" 
        <krzysztof.kozlowski+dt@linaro.org>,
        "linux-spi@vger.kernel.org" <linux-spi@vger.kernel.org>,
        "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
        "linux-integrity@vger.kernel.org" <linux-integrity@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "thierry.reding@gmail.com" <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Sowjanya Komatineni <skomatineni@nvidia.com>,
        Laxman Dewangan <ldewangan@nvidia.com>
Subject: RE: [Patch V4 3/3] spi: tegra210-quad: set half duplex flag
Thread-Topic: [Patch V4 3/3] spi: tegra210-quad: set half duplex flag
Thread-Index: AQHZSGewR7jP0GiQNUCWppgWRcmc8a7eS8SAgAABeAA=
Date:   Fri, 24 Feb 2023 16:43:53 +0000
Message-ID: <DM4PR12MB57698E2BB2FDA89BA2B8CCE1C3A89@DM4PR12MB5769.namprd12.prod.outlook.com>
References: <20230224154941.68587-1-kyarlagadda@nvidia.com>
 <20230224154941.68587-4-kyarlagadda@nvidia.com>
 <Y/jny4dDix7txf0y@sirena.org.uk>
In-Reply-To: <Y/jny4dDix7txf0y@sirena.org.uk>
Accept-Language: en-IN, en-US
Content-Language: en-US
x-ms-exchange-antispam-messagedata-chunkcount: 1
x-ms-exchange-antispam-messagedata-0: =?us-ascii?Q?GzGOcVz9tIdWIGrFwTR7U3ymhuwSbdhtNtX5aXvDy5NXY+ZKm8MoN7aJPQq0?=
 =?us-ascii?Q?YCgMgAJzHCFnTuLsXygc2W2J/qVMRJJXd2pXji2w/wp9ZKB2rnBrZcdfBdSM?=
 =?us-ascii?Q?++inmhIgebZZlsaIOUZakbKII7uThKLB1MHVfc6gXp5wZsj3xPXkMgHq91js?=
 =?us-ascii?Q?U4fI3Pe0mj8Jxi3vxqhRexeRBwc0yDva8iHwkz1VE8VNB97QrSpIi/2vbNHM?=
 =?us-ascii?Q?iU06g6b9TtJNuGNEs99S4MWbJtfRUwZx9KJJVilBYAPgDPEfEBBIn4bpquna?=
 =?us-ascii?Q?I2uRENOdzkzju28zFowfb+aCoAnS3hlRhVNCracRdAnuzD0NstcR1f0AiQ4h?=
 =?us-ascii?Q?kekx2AzQZpl7IgPgpOCJco+UVLf45fLpYP7phiNgXqLgkA/2c2CfBYt01HYv?=
 =?us-ascii?Q?Fr7iDNZ61bKdH64b810w9X0RrU8ng1jw4deZxmCrLW2+7wMKKVBOO1awd0tN?=
 =?us-ascii?Q?hQDfaehrY8HNnwjq0lQnD69VvjJqD1JJoLD1SHMDqeDFzz8sRChzO9UrC3vE?=
 =?us-ascii?Q?0g617Kzk0nlmI9HngN+nJJb6D5kAtZNP2NZocCIi++yoeS9uiZowG8GJYr/D?=
 =?us-ascii?Q?yla0rlJ7Ps4ONQgHX2KF/KkWbeCQcNW0fOaBowlD8wC+MBaLoS/yG8iHRG7U?=
 =?us-ascii?Q?pN5bFTVODl7EXuHpnJJZPllh9WF+XHHLq+qma7FiUoNF6+OG6i6f6lgBpCZD?=
 =?us-ascii?Q?gMDXaPzp/cD+fXfLhsLBPEpZZf4RWm7DeFJ3Oc+ylUkBepMIp9izTTykvlyo?=
 =?us-ascii?Q?Pt4TzUS6pi6o5DGdQCQVUv6LFw/2MfHDp5P1sp8+mpUTszGMYCRQ3fsiAQJj?=
 =?us-ascii?Q?TFFPKtqoIjzECYJGrkUI7dKPIbysW948T+Hg1rUR3V+IcVyQcCgvbA7diavb?=
 =?us-ascii?Q?i4buk/Kn/3gfBzIQewazpCOD4OA1p5zYdKnfZUxxRM6e4nj+zSApfT32VNCZ?=
 =?us-ascii?Q?iiNhZQ1+s0Ca9hStHkKEIecmG9kEylyj+Hkmco8IMMyYSDmB6C4jKEHELfnZ?=
 =?us-ascii?Q?evieKSSiZgG82qAfqfTuqRDicEwolP0CbOGnNEUp6S6fm/JtmeLPgBO3LkYT?=
 =?us-ascii?Q?ks4S+80l4+7wHXmazpJcyAyVEmyZNiWk7NQR4mlBuGmHnfLi1vM3xgocqTTx?=
 =?us-ascii?Q?gyC8aMsu8+caJmn4Lf8Xz+rc000P5FECHv38HbV/3LeWR7BszswQZ9XZ6SEb?=
 =?us-ascii?Q?wWHB3Qrxf7jryhgi4GTfh9ycJFjDBobYSg4bE4+WI6G5do1eZv7zj25nnP4L?=
 =?us-ascii?Q?cBrlfnfR2F4m0VccblJe3UQJ9yXt7VCzAjp0Ng49GTvxM01kCAAsmNeoMVzW?=
 =?us-ascii?Q?x1ZVnKSD0giwe4+paw34dPm8RkoSPpVImnptoHmOwExmMHje0tSJi+FJtlWl?=
 =?us-ascii?Q?6TVNiSSEmMhOK2M9Dlmv4nYYRwEp/P8oMkPt4Epil1rhrdnZjnH7hlGJ0iKx?=
 =?us-ascii?Q?dgK9u7BlVgUmfSqVo6LbvKLYv/G+OA5RxrRtW9RtyiQ7LeY0uKQFQ7DlCVN/?=
 =?us-ascii?Q?/+BWv20xmujYAXX85hGWypYMXswRT/5bz3Rl7aLc/qXarBE+rYBCO86tpeKh?=
 =?us-ascii?Q?TC/7HpjnOKsJBzwETryEmJWlXTu9WBJJ1RVuTMlN?=
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM4PR12MB5769.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: f21fb4f1-7f69-4aae-6309-08db16865060
X-MS-Exchange-CrossTenant-originalarrivaltime: 24 Feb 2023 16:43:53.2511
 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: xbr+58fcdCaeHqP/WrUMkBLpbClAU92gOhhry4Z+aj1SNa0jafupcSc6muiQaQ+v9PoiLs9V6d09OzCFbjeMVg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM4PR12MB6231
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

> -----Original Message-----
> From: Mark Brown <broonie@kernel.org>
> Sent: 24 February 2023 22:08
> To: Krishna Yarlagadda <kyarlagadda@nvidia.com>
> Cc: robh+dt@kernel.org; peterhuewe@gmx.de; jgg@ziepe.ca;
> jarkko@kernel.org; krzysztof.kozlowski+dt@linaro.org; linux-
> spi@vger.kernel.org; linux-tegra@vger.kernel.org; linux-
> integrity@vger.kernel.org; linux-kernel@vger.kernel.org;
> thierry.reding@gmail.com; Jonathan Hunter <jonathanh@nvidia.com>;
> Sowjanya Komatineni <skomatineni@nvidia.com>; Laxman Dewangan
> <ldewangan@nvidia.com>
> Subject: Re: [Patch V4 3/3] spi: tegra210-quad: set half duplex flag
>=20
> On Fri, Feb 24, 2023 at 09:19:41PM +0530, Krishna Yarlagadda wrote:
> > Tegra QSPI controller only supports half duplex transfers.
> > Set half duplex constrain flag.
>=20
> This was already applied I think?  If any changes are required to what
> was applied please send an incremental patch.
Dropped wrong patch. Will take care in next version.