Date:   Wed, 1 Mar 2023 09:39:28 -0400
From:   Jason Gunthorpe <jgg@nvidia.com>
To:     Mark Brown <broonie@kernel.org>
Cc:     Krishna Yarlagadda <kyarlagadda@nvidia.com>,
        Jarkko Sakkinen <jarkko@kernel.org>,
        "robh+dt@kernel.org" <robh+dt@kernel.org>,
        "peterhuewe@gmx.de" <peterhuewe@gmx.de>,
        "krzysztof.kozlowski+dt@linaro.org" 
        <krzysztof.kozlowski+dt@linaro.org>,
        "linux-spi@vger.kernel.org" <linux-spi@vger.kernel.org>,
        "linux-tegra@vger.kernel.org" <linux-tegra@vger.kernel.org>,
        "linux-integrity@vger.kernel.org" <linux-integrity@vger.kernel.org>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "thierry.reding@gmail.com" <thierry.reding@gmail.com>,
        Jonathan Hunter <jonathanh@nvidia.com>,
        Sowjanya Komatineni <skomatineni@nvidia.com>,
        Laxman Dewangan <ldewangan@nvidia.com>
Subject: Re: [Patch V5 2/3] tpm_tis-spi: Support hardware wait polling
Message-ID: <Y/9VkGjCP48FHtyS@nvidia.com>
References: <20230227120702.13180-1-kyarlagadda@nvidia.com>
 <20230227120702.13180-3-kyarlagadda@nvidia.com>
 <Y/1oqr0RfD7KVA4y@kernel.org>
 <Y/3zVdgnVz8BvGGl@ziepe.ca>
 <DM4PR12MB576942B7C00F446BDF58D984C3AD9@DM4PR12MB5769.namprd12.prod.outlook.com>
 <Y/9EwTtmxcVBjiHz@nvidia.com>
 <Y/9HB/KF2Kjkihkg@sirena.org.uk>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <Y/9HB/KF2Kjkihkg@sirena.org.uk>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?/IgyeFk7QM+sEU6WKNB7OkWUmpnYDFvs17zNwK6OxHrvgl/W395QLhMn96qN?=
 =?us-ascii?Q?NTv14C+U2zZkn9FVMdOMYjB3FKWlVYJOSmaqt9IE6fiVgcrwRA8x75b+Thxv?=
 =?us-ascii?Q?/fhS2UMPEuuLIGloNyMg0tcoOe80ogLbLFHhCb7qRbZmn6PG7NWg8ISPzrRp?=
 =?us-ascii?Q?7EM8nUJQriXnwzCaCVBhYQxopV7KU7DGknkLh4IYnJUd0l5gmxRBK4uJVpLY?=
 =?us-ascii?Q?s+h0LojW3BJzY2nLr0W/zapAhVRo39QrAJRxPG2GBRA9SkVYl1CX4DY/uPu6?=
 =?us-ascii?Q?l42HE/gx/YSy9DsXX2aNHjX+2bkvr86qdfBy9i+pIYqioMuWEGY1/rkjVbJQ?=
 =?us-ascii?Q?BuF0/Fl3Mc+oxTk+gMYZBUZYSb0Fr/EPIyOLw0bM1hK/oGuIjdiUqSyTugbF?=
 =?us-ascii?Q?/Xm9ApRb330ZZlNnO7a043PgjUrwj1OyfWnY5INoWD+Trshw8Tc14VRX4hw8?=
 =?us-ascii?Q?K/P+7S1BGZ4dX2jFDGI3BKCqi/J8SMMatw3WBa/T6biANM8wqd73KmC2SSno?=
 =?us-ascii?Q?QVdlb/pDY+kmBJuEC4scGmhAhhreGp5gP115biy+clOr+E2eoMf/h0bUYAnf?=
 =?us-ascii?Q?Z1q/t8asd+5NoMtpSki0tOF4jUzNBw2b0TU7ayU0VqMmo3cMD7wxvmEEa1Qs?=
 =?us-ascii?Q?hMUMVygP7Nn3YwfjSqP8OV9AoYj/TLrpiocg2EPEd0gY28gjhYN0HiRRmrQk?=
 =?us-ascii?Q?55SRAY9jVzEK1JwOVSY3d83WETvpZztQ0gC8pyTdlTkpABthZXo61PfVFOvc?=
 =?us-ascii?Q?WLsS2KOIg/ccJRk7rDfgQgQ1l+ZYUsFSf4FyPv28U10tH38hO7lXoCZcjeiX?=
 =?us-ascii?Q?pZtr8/rrawfiG0NdaaLMHkX5nzWYo4Bhe7aTna64oWAmYFR51ZHuBZlWy1eo?=
 =?us-ascii?Q?1539A3ei5ZLHjQllnJH3X3fyj9J5snF5UXDQszJRdsTb2VvgWgL01K00/j7l?=
 =?us-ascii?Q?w2iRi7dyZ/OVw97g+x/0xJSCv4/JMJtParVnAGZ1gAIW4RgiXSFpm4qaTzZb?=
 =?us-ascii?Q?uxcaDQj4lcr3rU9qGE+dZJQi8YXQIpZNeyll4tUrsrUkLgVB8YRDzW1Az0hz?=
 =?us-ascii?Q?/xfUcvIUcrUpWzxXFgFOj3NPX6UGrs/97/MvZ6KLBdjGs2rGYcSsPHl9bfIX?=
 =?us-ascii?Q?sQx8VrUPi3sSRftFhsjCuTUZu2fWymB4Pn2FG1cMDEYOia7tho5G+DSSRBqq?=
 =?us-ascii?Q?1GXKwtNL8vHD4bmIvl5unEd106/7lVDDJ+JU9V/UItwWrDlzOztBDkJr8pJh?=
 =?us-ascii?Q?9ZM0C+H94s3G5+ElT+bQ5kodPFjR976YoR+HhmsFtIrPH6OCSYrcC2NMY7ds?=
 =?us-ascii?Q?bYHQtDypRe3pRYZCr3dxRi2geScvvUmRNdnhbteSAtXn7LFcejhB8W1knmqB?=
 =?us-ascii?Q?eX6El4qkjNRyRm9yktuwP+fBetQtMxX+03hH90fgNunyOUdOWOlCW8/NpfPw?=
 =?us-ascii?Q?+eYhWptIuPAAkmrq13UcEBQUGPuwZCTsXe0RuoaRwnzbpTDUbucBbBvs9FBZ?=
 =?us-ascii?Q?2hnu0hai0C7O5oLAuF/GpmkXYbDeaFvC1lxUQJjImNOGCMYlNqT5p9lBqcaH?=
 =?us-ascii?Q?0XIyWrn9xmT7jplNApmeR1k/teI1q2l5ridOK7Ei?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 09fe3ddf-423a-44e4-a41b-08db1a5a631e
X-MS-Exchange-CrossTenant-AuthSource: LV2PR12MB5869.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Mar 2023 13:39:31.6651
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: hLUQxo6ISRJUIHIfiX/Ylj0YwE8l0kQTSrXhRYwdz7aeNJpt6RyU09yEBuABoj7b
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DS7PR12MB5885
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Wed, Mar 01, 2023 at 12:37:27PM +0000, Mark Brown wrote:
> On Wed, Mar 01, 2023 at 08:27:45AM -0400, Jason Gunthorpe wrote:
> > On Wed, Mar 01, 2023 at 11:56:53AM +0000, Krishna Yarlagadda wrote:
> 
> > > TPM device connected behind half duplex controller can only work
> > > this way. So, no additional flag needed to check.
> 
> > Just because a DT hooks it up this way doesn't mean the kernel driver
> > can support it, eg support hasn't been implemented in an older SPI
> > driver or something.
> 
> > If the failure mode is anything other than the TPM doesn't probe we
> > will need to check for support.
> 
> It's not like these buses are hot pluggable - someone would have to
> design and manufacture a board which doesn't work.  It's probably
> reasonable for this to fail with the SPI subsystem saying it can't
> support things when the operation is tried.

If the spi subsystem fails this request with these flags that would be
great, it would cause the TPM to fail probing reliably.

But does this patch do that? It looks like non-supporting half duplex
drivers will just ignore the new flag?

Jason