Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 02DC1C7EE23 for ; Thu, 2 Mar 2023 03:33:31 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229831AbjCBDd3 (ORCPT ); Wed, 1 Mar 2023 22:33:29 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44984 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229815AbjCBDd1 (ORCPT ); Wed, 1 Mar 2023 22:33:27 -0500 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C126C193D6; Wed, 1 Mar 2023 19:33:25 -0800 (PST) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3223XEXB072518; Wed, 1 Mar 2023 21:33:14 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1677727994; bh=9Pl5fygjp5stmLuLjka+wkg0YviQ8JidHpMMzLX23sI=; h=Date:Subject:To:CC:References:From:In-Reply-To; b=WBzUxObUzAs42ieSnCNNxKzM8W6LjmaGkAKckvKlR6YjE2SX3zG3fLJw84xfDVkrj jDOE+9VN601eQJTHPbmTRiXMUacF1ednSw5od6jetp3hukJ7MtefrgqeBJ+JqTYIXp GP0f+k5ZPEQ/BFB+qH4yYDlXAbwAaFZ+Uqa2lSWk= Received: from DLEE100.ent.ti.com (dlee100.ent.ti.com [157.170.170.30]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3223XEwJ053071 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 1 Mar 2023 21:33:14 -0600 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Wed, 1 Mar 2023 21:33:13 -0600 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Wed, 1 Mar 2023 21:33:13 -0600 Received: from [10.24.69.79] (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3223XABw023374; Wed, 1 Mar 2023 21:33:11 -0600 Message-ID: <7843adf0-f883-280b-1d87-44010ceef767@ti.com> Date: Thu, 2 Mar 2023 09:03:09 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.7.1 Subject: Re: [PATCH v12 3/8] arm64: dts: ti: k3-j721s2-mcu-wakeup: Add support of OSPI Content-Language: en-US To: Andrew Davis , , , , , , , CC: , , References: <20230301091136.17862-1-r-gunasekaran@ti.com> <20230301091136.17862-4-r-gunasekaran@ti.com> <61fab807-42df-cc2c-51de-f54e9ea477c8@ti.com> From: Ravi Gunasekaran In-Reply-To: <61fab807-42df-cc2c-51de-f54e9ea477c8@ti.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 01/03/23 9:27 pm, Andrew Davis wrote: > On 3/1/23 3:11 AM, Ravi Gunasekaran wrote: >> From: Aswath Govindraju >> >> Add support for two instance of OSPI in J721S2 SoC. >> >> Reviewed-by: Vaishnav Achath >> Signed-off-by: Aswath Govindraju >> Signed-off-by: Matt Ranostay >> Signed-off-by: Ravi Gunasekaran >> --- >> Changes from v11: >> * Cleaned up comments >> >> Changes from v10: >> * Documented the reason for disabling the nodes by default. >> * Removed Link tag from commmit message >> >> Changes from v9: >> * Disabled fss, ospi nodes by default in common DT file >> >> Changes from v8: >> * Updated "ranges" property to fix dtbs warnings >> >> Changes from v7: >> * Removed "reg" property from syscon node >> * Renamed the "syscon" node to "bus" to after change in >>    compatible property >> >> Changes from v6: >> * Fixed the syscon node's compatible property >> >> Changes from v5: >> * Updated the syscon node's compatible property >> * Removed Cc tags from commit message >> >> Changes from v4: >> * No change >> >> Changes from v3: >> * No change >> >> Changes from v2: >> * No change >> >> Changes from v1: >> * No change >> >>   .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi     | 46 +++++++++++++++++++ >>   1 file changed, 46 insertions(+) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi >> index 0af242aa9816..ab3ce8be7216 100644 >> --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi >> +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi >> @@ -306,4 +306,50 @@ >>               ti,cpts-periodic-outputs = <2>; >>           }; >>       }; >> + >> +    fss: bus@47000000 { >> +        compatible = "simple-bus"; >> +        #address-cells = <2>; >> +        #size-cells = <2>; >> +        ranges = <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>, >> +             <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>, >> +             <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>; >> + >> +        status = "disabled"; > > Since this node doesn't need pinmux, why is it default disabled? Same for > the other parent nodes in this series. > > Andrew In this patch and others in this series, since child node is disabled, I thought of disabling the parent as well. And to later enable the parent node at the time when the child node needs to be enabled. > >> + >> +        ospi0: spi@47040000 { >> +            compatible = "ti,am654-ospi", "cdns,qspi-nor"; >> +            reg = <0x00 0x47040000 0x00 0x100>, >> +                  <0x05 0x00000000 0x01 0x00000000>; >> +            interrupts = ; >> +            cdns,fifo-depth = <256>; >> +            cdns,fifo-width = <4>; >> +            cdns,trigger-address = <0x0>; >> +            clocks = <&k3_clks 109 5>; >> +            assigned-clocks = <&k3_clks 109 5>; >> +            assigned-clock-parents = <&k3_clks 109 7>; >> +            assigned-clock-rates = <166666666>; >> +            power-domains = <&k3_pds 109 TI_SCI_PD_EXCLUSIVE>; >> +            #address-cells = <1>; >> +            #size-cells = <0>; >> + >> +            status = "disabled"; /* Needs pinmux */ >> +        }; >> + >> +        ospi1: spi@47050000 { >> +            compatible = "ti,am654-ospi", "cdns,qspi-nor"; >> +            reg = <0x00 0x47050000 0x00 0x100>, >> +                  <0x07 0x00000000 0x01 0x00000000>; >> +            interrupts = ; >> +            cdns,fifo-depth = <256>; >> +            cdns,fifo-width = <4>; >> +            cdns,trigger-address = <0x0>; >> +            clocks = <&k3_clks 110 5>; >> +            power-domains = <&k3_pds 110 TI_SCI_PD_EXCLUSIVE>; >> +            #address-cells = <1>; >> +            #size-cells = <0>; >> + >> +            status = "disabled"; /* Needs pinmux */ >> +        }; >> +    }; >>   }; -- Regards, Ravi