Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 91BEBC7EE32 for ; Fri, 3 Mar 2023 15:41:45 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231196AbjCCPln (ORCPT ); Fri, 3 Mar 2023 10:41:43 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53950 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229800AbjCCPll (ORCPT ); Fri, 3 Mar 2023 10:41:41 -0500 Received: from mail-oa1-x35.google.com (mail-oa1-x35.google.com [IPv6:2001:4860:4864:20::35]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7A7221EBCE; Fri, 3 Mar 2023 07:41:40 -0800 (PST) Received: by mail-oa1-x35.google.com with SMTP id 586e51a60fabf-17652f24da7so3359638fac.4; Fri, 03 Mar 2023 07:41:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112; t=1677858100; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:from:to:cc:subject:date:message-id:reply-to; bh=SshJXdbsvY52OPqBvcRPFSQyEnl6DfUb/bSMQYfMUnI=; b=BHn0VFC2AIkqwzLAD4/Oc7WjX3VhsoRxAwxi9VIIcGFpp9k1bWcjxX0gsK08y+Ic+I RpeABIPgR3t41LZKkX7Dk4gKqFeJJ1Xs4b4zMNt5QMkVwWlQW2v/SAvNfKiUsZwVSmfY NVToi0m5Ei91UjscYFDMJVRZL/CEgbzeDim8x0XqBhQBgO07jCqGn+Iw/BN4fpFloaHD MAZ7oVuAbKllzROguXnMqUOVwWZAFcyc/EqtACI0CMiOYrlvM4l40F5m9m0lbkLdQCxL ReKuCh4Bmd94J+MOR/kb37BjkdMLpws2qrZDK5GKYULlrp0wj++RiiIbC2DJKihbhSWQ GTFw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1677858100; h=cc:to:subject:message-id:date:from:in-reply-to:references :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=SshJXdbsvY52OPqBvcRPFSQyEnl6DfUb/bSMQYfMUnI=; b=Xb2QN0xp+ul9Z3G0+k9jN0JSGZpLJsN6JIM7QHjzE0Bc89yIqQHLzD7uakPEpvRQDB pub2fB3+TF/Pc6ShzRjKVbrKVn2A6tLf0libtV0CbbKt3L/p+wfVpB9kzdJOAV0YG89x uWundE5Bar6pvTQffzhOIS5KIoti7PLQLkZuOltk20h0m7yAfBVI1VpQDzmpljH+Zcms uHzF5zUvDsmhY6y9oDdQXWsLDE2SQsk9mslHvMeaROZDyJ5VwZCEPGsDvYy/2idg9jh8 0sGhAXqUFKis6cyAJ5MCxPRjeV24+SZQ7ZchhP3p2FESlfx5kuhDYxJTaAg+jHMmVWOM bujA== X-Gm-Message-State: AO0yUKU80I9SFXuc9HTkgEA3bYPrntw0yZgXZfejXYBaUnwZwey8fHtQ LfBQQdr6N24ILE3gtAhQfjYYdwvRE1LwAfkmY4s= X-Google-Smtp-Source: AK7set9kbAxrLIWIWf9sDlHtPi+NyBtnuIbESXhmxYwKZLdZEYTl6cOGzrUwbKU5i1p9v+vIAIwRz0OOUMA3VKw1xjM= X-Received: by 2002:a05:6870:5a97:b0:176:31db:9a49 with SMTP id dt23-20020a0568705a9700b0017631db9a49mr726414oab.3.1677858099731; Fri, 03 Mar 2023 07:41:39 -0800 (PST) MIME-Version: 1.0 References: <20230302235356.3148279-1-robdclark@gmail.com> <20230302235356.3148279-16-robdclark@gmail.com> <3bded9d7-9796-4a9b-7c11-aac994d4fdc6@linux.intel.com> In-Reply-To: From: Rob Clark Date: Fri, 3 Mar 2023 07:41:28 -0800 Message-ID: Subject: Re: [Freedreno] [PATCH v9 15/15] drm/i915: Add deadline based boost support To: Tvrtko Ursulin Cc: Joonas Lahtinen , dri-devel@lists.freedesktop.org, David Airlie , Sumit Semwal , Rob Clark , Luben Tuikov , Matt Turner , =?UTF-8?Q?Michel_D=C3=A4nzer?= , "open list:DMA BUFFER SHARING FRAMEWORK" , =?UTF-8?Q?Christian_K=C3=B6nig?= , intel-gfx@lists.freedesktop.org, Jani Nikula , "moderated list:DMA BUFFER SHARING FRAMEWORK" , Pekka Paalanen , Rodrigo Vivi , Tvrtko Ursulin , Simon Ser , open list , Daniel Vetter , Alex Deucher , freedreno@lists.freedesktop.org, =?UTF-8?Q?Christian_K=C3=B6nig?= Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Mar 3, 2023 at 7:08 AM Tvrtko Ursulin wrote: > > > On 03/03/2023 14:48, Rob Clark wrote: > > On Fri, Mar 3, 2023 at 1:58 AM Tvrtko Ursulin > > wrote: > >> > >> > >> On 03/03/2023 03:21, Rodrigo Vivi wrote: > >>> On Thu, Mar 02, 2023 at 03:53:37PM -0800, Rob Clark wrote: > >>>> From: Rob Clark > >>>> > >>> > >>> missing some wording here... > >>> > >>>> v2: rebase > >>>> > >>>> Signed-off-by: Rob Clark > >>>> --- > >>>> drivers/gpu/drm/i915/i915_request.c | 20 ++++++++++++++++++++ > >>>> 1 file changed, 20 insertions(+) > >>>> > >>>> diff --git a/drivers/gpu/drm/i915/i915_request.c b/drivers/gpu/drm/i915/i915_request.c > >>>> index 7503dcb9043b..44491e7e214c 100644 > >>>> --- a/drivers/gpu/drm/i915/i915_request.c > >>>> +++ b/drivers/gpu/drm/i915/i915_request.c > >>>> @@ -97,6 +97,25 @@ static bool i915_fence_enable_signaling(struct dma_fence *fence) > >>>> return i915_request_enable_breadcrumb(to_request(fence)); > >>>> } > >>>> > >>>> +static void i915_fence_set_deadline(struct dma_fence *fence, ktime_t deadline) > >>>> +{ > >>>> + struct i915_request *rq = to_request(fence); > >>>> + > >>>> + if (i915_request_completed(rq)) > >>>> + return; > >>>> + > >>>> + if (i915_request_started(rq)) > >>>> + return; > >>> > >>> why do we skip the boost if already started? > >>> don't we want to boost the freq anyway? > >> > >> I'd wager Rob is just copying the current i915 wait boost logic. > > > > Yup, and probably incorrectly.. Matt reported fewer boosts/sec > > compared to your RFC, this could be the bug > > Hm, there I have preserved this same !i915_request_started logic. > > Presumably it's not just fewer boosts but lower performance. How is he > setting the deadline? Somehow from clFlush or so? Yeah, fewer boosts, lower freq/perf.. I cobbled together a quick mesa hack to set the DEADLINE flag on syncobj waits, but it seems likely that I missed something somewhere BR, -R > Regards, > > Tvrtko > > P.S. Take note that I did not post the latest version of my RFC. The one > where I fix the fence chain and array misses you pointed out. I did not > think it would be worthwhile given no universal love for it, but if > people are testing with it more widely that I was aware perhaps I should. > > >>>> + > >>>> + /* > >>>> + * TODO something more clever for deadlines that are in the > >>>> + * future. I think probably track the nearest deadline in > >>>> + * rq->timeline and set timer to trigger boost accordingly? > >>>> + */ > >>> > >>> I'm afraid it will be very hard to find some heuristics of what's > >>> late enough for the boost no? > >>> I mean, how early to boost the freq on an upcoming deadline for the > >>> timer? > >> > >> We can off load this patch from Rob and deal with it separately, or > >> after the fact? > > > > That is completely my intention, I expect you to replace my i915 patch ;-) > > > > Rough idea when everyone is happy with the core bits is to setup an > > immutable branch without the driver specific patches, which could be > > merged into drm-next and $driver-next and then each driver team can > > add there own driver patches on top > > > > BR, > > -R > > > >> It's a half solution without a smarter scheduler too. Like > >> https://lore.kernel.org/all/20210208105236.28498-10-chris@chris-wilson.co.uk/, > >> or if GuC plans to do something like that at any point. > >> > >> Or bump the priority too if deadline is looming? > >> > >> IMO it is not very effective to fiddle with the heuristic on an ad-hoc > >> basis. For instance I have a new heuristics which improves the > >> problematic OpenCL cases for further 5% (relative to the current > >> waitboost improvement from adding missing syncobj waitboost). But I > >> can't really test properly for regressions over platforms, stacks, > >> workloads.. :( > >> > >> Regards, > >> > >> Tvrtko > >> > >>> > >>>> + > >>>> + intel_rps_boost(rq); > >>>> +} > >>>> + > >>>> static signed long i915_fence_wait(struct dma_fence *fence, > >>>> bool interruptible, > >>>> signed long timeout) > >>>> @@ -182,6 +201,7 @@ const struct dma_fence_ops i915_fence_ops = { > >>>> .signaled = i915_fence_signaled, > >>>> .wait = i915_fence_wait, > >>>> .release = i915_fence_release, > >>>> + .set_deadline = i915_fence_set_deadline, > >>>> }; > >>>> > >>>> static void irq_execute_cb(struct irq_work *wrk) > >>>> -- > >>>> 2.39.1 > >>>>