Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 1736FC64EC4 for ; Mon, 6 Mar 2023 16:35:29 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229986AbjCFQf1 (ORCPT ); Mon, 6 Mar 2023 11:35:27 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46454 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230097AbjCFQe5 (ORCPT ); Mon, 6 Mar 2023 11:34:57 -0500 Received: from mail-ua1-x92e.google.com (mail-ua1-x92e.google.com [IPv6:2607:f8b0:4864:20::92e]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 066D73B21A for ; Mon, 6 Mar 2023 08:34:24 -0800 (PST) Received: by mail-ua1-x92e.google.com with SMTP id s13so6858538uac.8 for ; Mon, 06 Mar 2023 08:34:23 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1678120410; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=MvApvSQPHB3PWpjKondY69ytQhcKZi3i19/amC3x9Y0=; b=fZTqtDBGbeUdr9LhD6WLJ9SKEFZV9zc2fFUQaaCMkaWpH8XBQzcQ7hPVnwcaq0SIWB mw90vDe23Rbf1BmQ0Ccl7vlKyP9/BJ1yDq2B2UuhOIz7PB/ESoDdltw0UuVCqAeIwpwy XS/gsuzhpN0Utc6Lne2Qy2c2hbNxXjcOQGIHkbYHn99VN1AY9moNrsWivJhDpzHC72Pv WuHyVU/lgG9ipSnrVv/pxZBpuhQRFgIhGIMc6wbXCC1LJSTeZwLBG8vBuvgE9Rcr8tIA 6ewFro2Ytvjzw1srqIcspp/h6Z6t9dxi4VewrzkdlwQASivLlNXs6J1DHz2xNO4FOgaG LAog== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1678120410; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=MvApvSQPHB3PWpjKondY69ytQhcKZi3i19/amC3x9Y0=; b=llnSvVt57dMXf99SCSFIzAiCyo6fWK9E5ob4XxTA5CGrsFtxnjBGmsKzEN32lID/b0 my6rX786Vt1X5gki0i9mYQbJQCTKxsQ+tcVykblHWttYTm5ClZmei0dz/ZVgwpvcQ7OM J38E1qKGz0AhtqRFtgvpA4dHlvsIt66EqUhgr4B7dOe5Ddqv6+W+A7wZv4Vw1YTXG5MB 4Qg7K4Ht5v2rJoH3RHYNZotu+FcZKb6y7AtDdULh+7jVpzySaWeCQmjFahXDKOq89AyO Lm9Zz6dhqvl8eLzhep7XOC0n9uaHchDyxr4wCgjUtTH6Tf4i5o9Tpcr3jcRqtqvsmL1q riCg== X-Gm-Message-State: AO0yUKWCy0OJa/WLL4RHcgtvcugzzbmpTANvc3jF6arMlc0PW8tcXmIF /pUFQUB8tWQ8hL85yKnCzPawr+fzSi5+c+U6t58PLQ== X-Google-Smtp-Source: AK7set8lpZupzBC2wZxG8SF0D7v87NfGH9XR/gLCdfzuYWDFiF+Q9dg678R/UHm6bKolSv8rgGNbS0W1W68qRNi9xOo= X-Received: by 2002:a1f:4a81:0:b0:410:4a2c:1e9a with SMTP id x123-20020a1f4a81000000b004104a2c1e9amr6555050vka.1.1678120410113; Mon, 06 Mar 2023 08:33:30 -0800 (PST) MIME-Version: 1.0 References: <20230301082552.274331-1-alexghiti@rivosinc.com> In-Reply-To: <20230301082552.274331-1-alexghiti@rivosinc.com> From: Anup Patel Date: Mon, 6 Mar 2023 22:03:19 +0530 Message-ID: Subject: Re: [PATCH v6 0/2] riscv: Use PUD/P4D/PGD pages for the linear mapping To: Alexandre Ghiti Cc: Paul Walmsley , Palmer Dabbelt , Albert Ou , Rob Herring , Frank Rowand , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Mar 1, 2023 at 1:56=E2=80=AFPM Alexandre Ghiti wrote: > > This patchset intends to improve tlb utilization by using hugepages for > the linear mapping. > > base-commit-tag: v6.2-rc7 > > v6: > - quiet LLVM warning by casting phys_ram_base into an unsigned long > > v5: > - Fix nommu builds by getting rid of riscv_pfn_base in patch 1, thanks > Conor > - Add RB from Andrew > > v4: > - Rebase on top of v6.2-rc3, as noted by Conor > - Add Acked-by Rob > > v3: > - Change the comment about initrd_start VA conversion so that it fits > ARM64 and RISCV64 (and others in the future if needed), as suggested > by Rob > > v2: > - Add a comment on why RISCV64 does not need to set initrd_start/end that > early in the boot process, as asked by Rob > > Alexandre Ghiti (2): > riscv: Get rid of riscv_pfn_base variable > riscv: Use PUD/P4D/PGD pages for the linear mapping I tried this series but it is getting stuck after reaching user space. Does this series require some other dependent patches ? Regards, Anup > > arch/riscv/include/asm/page.h | 19 +++++++++++++++++-- > arch/riscv/mm/init.c | 28 ++++++++++++++++++---------- > arch/riscv/mm/physaddr.c | 16 ++++++++++++++++ > drivers/of/fdt.c | 11 ++++++----- > 4 files changed, 57 insertions(+), 17 deletions(-) > > -- > 2.37.2 >