Date:   Fri, 10 Mar 2023 12:21:05 -0400
From:   Jason Gunthorpe <jgg@nvidia.com>
To:     Shameerali Kolothum Thodi <shameerali.kolothum.thodi@huawei.com>
Cc:     Eric Auger <eric.auger@redhat.com>,
        Nicolin Chen <nicolinc@nvidia.com>,
        "robin.murphy@arm.com" <robin.murphy@arm.com>,
        "will@kernel.org" <will@kernel.org>,
        "kevin.tian@intel.com" <kevin.tian@intel.com>,
        "baolu.lu@linux.intel.com" <baolu.lu@linux.intel.com>,
        "joro@8bytes.org" <joro@8bytes.org>,
        "jean-philippe@linaro.org" <jean-philippe@linaro.org>,
        "linux-arm-kernel@lists.infradead.org" 
        <linux-arm-kernel@lists.infradead.org>,
        "iommu@lists.linux.dev" <iommu@lists.linux.dev>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v1 01/14] iommu: Add iommu_get_unmanaged_domain helper
Message-ID: <ZAtY8S53//5P5egd@nvidia.com>
References: <cover.1678348754.git.nicolinc@nvidia.com>
 <9b1077601cace998533129327f5e7ad946752d29.1678348754.git.nicolinc@nvidia.com>
 <eddde530-cd37-f493-7f0f-c97905f0de64@redhat.com>
 <ZAtNrFAEHvmM4FOW@nvidia.com>
 <f61ca5693d8845eba0a2139324e52d98@huawei.com>
 <ZAtTNK1NbMJ4iyE0@nvidia.com>
 <b9e850a91c494a5397a0ae154e9ef1da@huawei.com>
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <b9e850a91c494a5397a0ae154e9ef1da@huawei.com>
MIME-Version: 1.0
X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1
X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?iGbMrrs7t1F7gUfEVRuwYoTHfZQk2dpO6AcGVjajbdZt+fmTWvvj/g+3VJAv?=
 =?us-ascii?Q?Zb6Zfi5CmC2N62W5X2q9QVtbPGQMBPw0gOniXozanBvrVH1eiynzKQevUu8g?=
 =?us-ascii?Q?XJfyWgauwamgIBE646X6aHdkYBwpNxTSYLD+GZ9mLyM2vMBgqWtK2aBWd4SL?=
 =?us-ascii?Q?igKCRig+TtvzZAazzbhORyjDOEJ9C5zrxAkC4Iscsxw4qlA7ENt5b339vSs7?=
 =?us-ascii?Q?s9BTvpJduc7pXjIQXlKXmgyjeh8Lc66H8Dga0I02yVc1k37+9RqpeYCuQGhe?=
 =?us-ascii?Q?nxSju9b1uDdDVEE1rRhSzB7isRsm5JUA5Knc6v+flTdbhiY+WFCoVtPIAy3z?=
 =?us-ascii?Q?jsijATkTb7godeOVZVY6pMpUv1W3Xm6qFbHoVCSBnAbr5KZ+BhasUVYMs6Kz?=
 =?us-ascii?Q?5bIaHNW+AkxT+A4CwACHWrv3e2XnPB+bq9Mh+SonBzTaBFqtIc4liNQra0Og?=
 =?us-ascii?Q?EcSXQdwq6LZPRrwk0+6XLEOTcvEwfofNJxdP2fT8AgBE275aemNBSWCaeM2X?=
 =?us-ascii?Q?kFTotRzwJb9KBAoRDj+Hwhlh65v2oYNItfRfd5GtFuuVp/PAPRP0okk2GtC8?=
 =?us-ascii?Q?F8voklLhDinz+9dVNjwR5o7jkezSaQ9CcxIND/esVZuiL0nt4c9noi15fIbP?=
 =?us-ascii?Q?J+Tv4zqao1fEQ8araaiPVD90SaqrvPBKEo+WHrzZaekvIdO1nhe63noYegen?=
 =?us-ascii?Q?cenQq92Cx7ytMfPULMeyDSdUNwUuTkgZvvN2w+OSe6VYi53k211aycxkudwq?=
 =?us-ascii?Q?503EVuhOXC8I8nrESWorwCZ0+GQAOrfg2Js/aiZB2dlGtot/pXOfyI16zxjz?=
 =?us-ascii?Q?qVO39D5eh/7GmPqDidzC6rCxzfOmyoA4N0uldYpt86cxlJaR7GxJrPk2dNCF?=
 =?us-ascii?Q?ABZ4+Q0re8u+pOl9+5YOdJoYkRN/MsZrguQ7xzXe2gPHY6cfnbj+j0ROdOnt?=
 =?us-ascii?Q?6MqVuVCF3KG+eGNFg6y1AyurfdDe3iKqwE9pfbz7Qt/GtZooYkjtDqM2GFFg?=
 =?us-ascii?Q?hvrw/0Dm3UFB7JC3bo5d6SPjRmeIpGjARr6N5xS6fvM/8QmG3ztLO8DZjJ+m?=
 =?us-ascii?Q?5odm/mHxKf9GClUn3emqO2nMmcJ8CQG0DoFTwRqFInppneenTKVCNLX665Pe?=
 =?us-ascii?Q?VqIXzhLW8k23vZDv6kZ/Lto60Y3SGy69QpVzwEXXfhze+5SiE/gNQeYx7zPh?=
 =?us-ascii?Q?WL0Y14tm4yzLLfNG9o1+f0lbh9eKYfZEQARdROSqxfKAK9Q9AvMaVXVwxwec?=
 =?us-ascii?Q?du1Gkc5S/b4BuyMUOAqde75/hPKZpgHTaVgvI+8qxSumC6PczpWvkIPQ6p8h?=
 =?us-ascii?Q?8HBeKZiv9qi+QBPB936CfbG+E0jPBq1C9SFaQ4pVZ6oJ+xo2CGyq8rYui907?=
 =?us-ascii?Q?CTtUTEy9Yh6HQM1Ej7PmXyxuovvO7EQEyWt/EAPJSLCvgbC/AHGP5Tq9PiEz?=
 =?us-ascii?Q?7QRFJoK4j/UpbJZPeeMhQrpipVcOzKPIf1B69UvX3gfqG1wbPabhflAvPWvm?=
 =?us-ascii?Q?ngF5RcFnW2cLNnYNCQooVlL010Vh7LTf5r1pizSnskAEVtM0oZj3rlp3snWa?=
 =?us-ascii?Q?/1r3QMtHsX9ZtDnwftkEHpB6QYTlBAJlLvY+VpBv?=
X-OriginatorOrg: Nvidia.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 53d0ac89-c620-42f6-191c-08db218374dd
X-MS-Exchange-CrossTenant-AuthSource: LV2PR12MB5869.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 Mar 2023 16:21:09.0617
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: atuCzj5MNX3wr0w5FBtc/zjBQZUNJVvup7Inrh9UGmLknCfQH1DZWxPUZpL9pyfs
X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH8PR12MB7325
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, Mar 10, 2023 at 04:07:38PM +0000, Shameerali Kolothum Thodi wrote:
> > https://lore.kernel.org/linux-arm-kernel/20220420164836.1181-5-shameer
> > > ali.kolothum.thodi@huawei.com/
> > 
> > So "boot configration" is more like "don't change the RIDs"? Ie don't enable
> > SRIOV?
> 
> Yes. Don't think it will work with SR-IOV if you can't guarantee the RMR specified 
> SID.

So I think we are probably good them because vSR-IOV is already not
supported by qemu, so it impossible for a VM to change the PCI
configuration in a way that would alter the RID to SID mapping?

Jason