Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 94DE2C7618D for ; Wed, 15 Mar 2023 00:30:27 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229897AbjCOAa0 (ORCPT ); Tue, 14 Mar 2023 20:30:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58086 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229735AbjCOAaY (ORCPT ); Tue, 14 Mar 2023 20:30:24 -0400 Received: from ams.source.kernel.org (ams.source.kernel.org [145.40.68.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2FB665293E; Tue, 14 Mar 2023 17:30:22 -0700 (PDT) Received: from smtp.kernel.org (relay.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ams.source.kernel.org (Postfix) with ESMTPS id CCDD7B81C1F; Wed, 15 Mar 2023 00:30:20 +0000 (UTC) Received: by smtp.kernel.org (Postfix) with ESMTPSA id 802D2C4339B; Wed, 15 Mar 2023 00:30:19 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=k20201202; t=1678840219; bh=vyxKtWor1GgdsppazI1GKwisemf4cHbxxelfecejTFc=; h=In-Reply-To:References:Subject:From:Cc:To:Date:From; b=NwFgn7no1SNf9/Rt1sFsLJD1oT/5V7FTSVvRdgb++JWqbm2PG4XvNrrV9gburbViy 4op48ZM4uRZWCc3BkufMBigumIFPwvlP7dtGsocEqafLnRqsNj+uun79AUOORXhVSr YN3Sd0LliOZfItxXUXo8DzJNaTuUEjdHEixB9gjOZGrDq7aLZhzoqoCqM5CCOZ7PZe 9RckPqB/fDqIMgUFNJ54NSrsJpt3ggxHxgCbgSe74NJJHoeZPT9GOfDbB5sfMx83Ya a6vOrLjsDh7xTE2YcGSf4ORT8PKBJrTpiatDjqtUyX60EL8vn1veekMgsWHGtF5WtZ Keem5xeyl8Z3Q== Message-ID: Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable In-Reply-To: <20230314124404.117592-1-xingyu.wu@starfivetech.com> References: <20230314124404.117592-1-xingyu.wu@starfivetech.com> Subject: Re: [PATCH v3 00/11] Add new partial clock and reset drivers for StarFive JH7110 From: Stephen Boyd Cc: Rob Herring , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org To: Emil Renner Berthing , Krzysztof Kozlowski , Michael Turquette , Philipp Zabel , Xingyu Wu , devicetree@vger.kernel.org, linux-riscv@lists.infradead.org Date: Tue, 14 Mar 2023 17:30:17 -0700 User-Agent: alot/0.10 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Xingyu Wu (2023-03-14 05:43:53) > This patch serises are to add new partial clock drivers and reset > supports about System-Top-Group(STG), Image-Signal-Process(ISP) > and Video-Output(VOUT) for the StarFive JH7110 RISC-V SoC. What is your merge plan for this series? Did you intend for clk tree to take the majority of patches? We won't take the dts changes through the clk tree. I think Philipp Zabel reviewed some earlier version of the patches and provided reviewed-by tags. Can you check if they can be added here? If so, please resend again, or get those merged through the reset tree.