Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 58FEDC61DA4 for ; Thu, 16 Mar 2023 00:07:00 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233364AbjCPAG7 (ORCPT ); Wed, 15 Mar 2023 20:06:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55954 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233249AbjCPAG4 (ORCPT ); Wed, 15 Mar 2023 20:06:56 -0400 Received: from mail-io1-xd32.google.com (mail-io1-xd32.google.com [IPv6:2607:f8b0:4864:20::d32]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CF6BA23328 for ; Wed, 15 Mar 2023 17:06:19 -0700 (PDT) Received: by mail-io1-xd32.google.com with SMTP id o12so75474iow.6 for ; Wed, 15 Mar 2023 17:06:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1678925178; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=Sli1rB/ZHtGlcd2WlQljXSYJeuPib0g24OqItvg9pys=; b=OdYrKoXMsGu2VaWybwqmZlrf1Vn9I4nqtBSp1WNQQYES9ZZy5docKQXqz4bn7d2l5T 0phRQutzbm49ugt7+OdNRMeiguqEMNn0DenxzDVaxGplwCTlK236b72BiqaUVb+73jU5 CmZwSVMrOFVBoREeqiI4YIBZzn2XofAnge2qM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1678925178; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=Sli1rB/ZHtGlcd2WlQljXSYJeuPib0g24OqItvg9pys=; b=6pP6inJgINI2eqc6NtwZi69X3Cot7mEQVxErQgjSaqUoisYPjiWAPmZZeRvPmEqZX/ lXSocbU+xJsN9zdFzGAJOrWEJufVpoOw/JORccPy3kyJA+XI/OZlkt21DiGwlSzwoxLL +iqBXCFsgYXtjja/JpWWCIHWalz6nfOds9WdVAHzgj3IQytFDzaUDgrv0y3ufYI//t7r oPPuZB9Ck72ltAqnNqdID2otlsXi4bcOazF4XatIT6Y1RyBrf8tn2uLC7DLETruPjz0E GR7Se8W+tU7WEeIU1YZm61AkbjTCL9F5ULVoDf3RhR5QK1p+OLoDoxWZU0wm59YBehr6 OBGw== X-Gm-Message-State: AO0yUKWTgDZ7TFRTyl85uLa0cnf56RZQPL2EAWEuDJYxp7gcvGD54PCn JYWn2kKrymdhbQ+4rCfP/y+cmKhdacjgtrbmg6M= X-Google-Smtp-Source: AK7set90KYQWLwl0kNS7G57Cub+z7lY+IWEUXDIdA3e4/yWkqOhAxZa3PdMyijNynXf7C5SiNCFGlQ== X-Received: by 2002:a5e:8819:0:b0:74d:114c:832b with SMTP id l25-20020a5e8819000000b0074d114c832bmr29311251ioj.20.1678925178303; Wed, 15 Mar 2023 17:06:18 -0700 (PDT) Received: from mail-io1-f47.google.com (mail-io1-f47.google.com. [209.85.166.47]) by smtp.gmail.com with ESMTPSA id a15-20020a6b6d0f000000b0073fd8ca79c6sm2086095iod.9.2023.03.15.17.06.17 for (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Wed, 15 Mar 2023 17:06:17 -0700 (PDT) Received: by mail-io1-f47.google.com with SMTP id t129so64821iof.12 for ; Wed, 15 Mar 2023 17:06:17 -0700 (PDT) X-Received: by 2002:a6b:ed02:0:b0:74c:8243:9291 with SMTP id n2-20020a6bed02000000b0074c82439291mr19175740iog.1.1678925176875; Wed, 15 Mar 2023 17:06:16 -0700 (PDT) MIME-Version: 1.0 References: <20230315154311.37299-1-nikita@trvn.ru> <20230315154311.37299-2-nikita@trvn.ru> <3557aa94-6a83-d054-a9d9-81751165eb8a@linaro.org> In-Reply-To: <3557aa94-6a83-d054-a9d9-81751165eb8a@linaro.org> From: Doug Anderson Date: Wed, 15 Mar 2023 17:06:04 -0700 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v3 1/4] arm64: dts: qcom: sc7180: Don't enable lpass clocks by default To: Konrad Dybcio Cc: Nikita Travkin , agross@kernel.org, andersson@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, ~postmarketos/upstreaming@lists.sr.ht, Srinivasa Rao Mandadapu , Matthias Kaehlcke , Judy Hsiao Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Wed, Mar 15, 2023 at 9:12=E2=80=AFAM Konrad Dybcio wrote: > > > > On 15.03.2023 16:43, Nikita Travkin wrote: > > lpass clocks are usually blocked from HLOS by the firmware and > > instead are managed by the ADSP. Mark them as reserved and explicitly > > enable in the CrOS boards that have special, cooperative firmware. > > > > Signed-off-by: Nikita Travkin > > --- > +CC Doug > > Please confirm whether this also applies to IDP (in which case > this would have been a bugfix). Thanks for the CC! Actually, Judy (and maybe Matthias) might be better. The audio stuff makes my head spin a little bit and I know they've kept track of it much better than I have. If they don't have time, I can dig more into it myself. I also added Srinivasa just in case. In general, though, I think people at Google don't interact with IDP very much. It's a reference board from Qualcomm and not the right form factor. It also doesn't support most of the tooling that folks at Google on the ChromeOS team expect. I don't know if audio was ever really supported on IDP. Probably not since there's no "sound" node in the IDP device tree file. > Konrad > > arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi | 8 ++++++++ > > arch/arm64/boot/dts/qcom/sc7180.dtsi | 4 ++++ > > 2 files changed, 12 insertions(+) > > > > diff --git a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi b/arch/arm64/= boot/dts/qcom/sc7180-trogdor.dtsi > > index 423630c4d02c..26def6e12723 100644 > > --- a/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi > > +++ b/arch/arm64/boot/dts/qcom/sc7180-trogdor.dtsi > > @@ -785,6 +785,14 @@ alc5682: codec@1a { > > }; > > }; > > > > +&lpasscc { > > + status =3D "okay"; > > +}; > > + > > +&lpass_hm { > > + status =3D "okay"; > > +}; > > + > > &lpass_cpu { > > status =3D "okay"; > > > > diff --git a/arch/arm64/boot/dts/qcom/sc7180.dtsi b/arch/arm64/boot/dts= /qcom/sc7180.dtsi > > index 53f0076f20f6..f0de177981f9 100644 > > --- a/arch/arm64/boot/dts/qcom/sc7180.dtsi > > +++ b/arch/arm64/boot/dts/qcom/sc7180.dtsi > > @@ -3623,6 +3623,8 @@ lpasscc: clock-controller@62d00000 { > > power-domains =3D <&lpass_hm LPASS_CORE_HM_GDSCR>= ; > > #clock-cells =3D <1>; > > #power-domain-cells =3D <1>; > > + > > + status =3D "reserved"; /* Controlled by ADSP */ > > }; > > > > lpass_cpu: lpass@62d87000 { > > @@ -3671,6 +3673,8 @@ lpass_hm: clock-controller@63000000 { > > > > #clock-cells =3D <1>; > > #power-domain-cells =3D <1>; > > + > > + status =3D "reserved"; /* Controlled by ADSP */ > > }; > > }; > >