Message-ID: <29a888dc-b523-4140-2e5c-c322fc4ad49d@ti.com>
Date:   Tue, 21 Mar 2023 12:29:42 +0530
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.4.2
Subject: Re: [PATCH 0/8] arm64: dts: ti: j7: Add device-tree nodes for MCSPI
Content-Language: en-US
To:     Nishanth Menon <nm@ti.com>
CC:     <vigneshr@ti.com>, <kristo@kernel.org>, <robh+dt@kernel.org>,
        <krzysztof.kozlowski+dt@linaro.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <j-keerthy@ti.com>, <u-kumar1@ti.com>
References: <20230320053022.11093-1-vaishnav.a@ti.com>
 <20230320151634.xxcqlqidtqfnhvdt@unknowing>
From:   Vaishnav Achath <vaishnav.a@ti.com>
In-Reply-To: <20230320151634.xxcqlqidtqfnhvdt@unknowing>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: 7bit
Precedence: bulk

Hi Nishanth,

On 20/03/23 20:46, Nishanth Menon wrote:
> On 11:00-20230320, Vaishnav Achath wrote:
>> This series adds device tree nodes for Multi Channel Serial Peripheral
>> Interface (MCSPI) on J721E, J7200, J721S2 and J784S4 platforms. All the
>> MCSPI instances are disabled by default and can be enabled through overlays
>> as required, the changes were tested using spidev loopback test for all
>> instances and the data verified only for main_spi4 which is connected
>> internally as slave to mcu_spi2 for all existing J7 devices.
>>
>> Vaishnav Achath (8):
>>   arm64: dts: ti: k3-j721e-main: Add MCSPI nodes
>>   arm64: dts: ti: k3-j721e-mcu-wakeup: Add MCSPI nodes
>>   arm64: dts: ti: k3-j7200-main: Add MCSPI nodes
>>   arm64: dts: ti: k3-j7200-mcu-wakeup: Add MCSPI nodes
>>   arm64: dts: ti: k3-j721s2-main: Add MCSPI nodes
>>   arm64: dts: ti: k3-j721s2-mcu-wakeup: Add MCSPI nodes
>>   arm64: dts: ti: k3-j784s4-main: Add MCSPI nodes
>>   arm64: dts: ti: k3-j784s4-mcu-wakeup: Add MCSPI nodes
> 
> Why split the patches per bus? why not club the patches at SoC level?
> 

I split them initially since the changes were in two different files, I have
combined the changes at SoC level and send a V2,

https://lore.kernel.org/all/20230321065447.6997-1-vaishnav.a@ti.com/#r

-- 
Regards,
Vaishnav