Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7F370C7619A for ; Tue, 21 Mar 2023 17:11:15 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231184AbjCURLN (ORCPT ); Tue, 21 Mar 2023 13:11:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42886 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230507AbjCURLH (ORCPT ); Tue, 21 Mar 2023 13:11:07 -0400 Received: from mail-wm1-x330.google.com (mail-wm1-x330.google.com [IPv6:2a00:1450:4864:20::330]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3706024BEA for ; Tue, 21 Mar 2023 10:10:42 -0700 (PDT) Received: by mail-wm1-x330.google.com with SMTP id l15-20020a05600c4f0f00b003ed58a9a15eso9916227wmq.5 for ; Tue, 21 Mar 2023 10:10:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20210112.gappssmtp.com; s=20210112; t=1679418625; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tr/4mBYXI6qiJCUPj/a3vqTUDlHsQcNjqj2sjGxQ2Qg=; b=B08u5t0Vu7JiuLGvK/B+sIClcqyoPK6hRadKw2ew9HZudixfGjQyEZIOSrFc40UeSO MnsQNwVACo+m2jAp7ejBrnQyRAfGf3KTeXj5lYkKXtLQynvIMQ1fKldTuozaKcSAn4FM dAsBedGurWjHPbJjQTXUjsuDULOcxmi7kpv6MAPoYt312xRnCHfL0o1FXyZDj03kA63A lFlwXApISP5msLWDFPWH133N0f9q4cQoA6bDDqZMBZwugwgH6Jv+Zk5Cdk6PU78AlGJQ GLVUZDaqjROag1ALDZZrF5DEt4nFNFw5DHrWx0Zb8F4FdD7TwXPAflyGIyG/Ltd7JjMh wPwA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679418625; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tr/4mBYXI6qiJCUPj/a3vqTUDlHsQcNjqj2sjGxQ2Qg=; b=kPEz7S09CEqNrR8SBfw7AUydjDEJz2vLAN2htKf+xnxpmO9EuJs3G4nTEcMym+LDUs ZjrBg5sBc7agblzmE8oPpdq1SruyfXLMpUd76HZAj1Q3zjxFOY8OOu7H0p9jBEyPALNR UAzieNQx7um5m0YqX1L+BPhVxrRJ4Rxmg6uZjR/5unNTGJVeec99ODHB0FZ89a1taMUW rBpsRisoiu4/5v+R0MaFvBATIWKtkBH1nIf5EYwNYZZvrXc271IA+rl1zcqAfAW+uL+Y bj5RDfFcMqIQPwCvvZJS37D6xaA2UtDKYbKTmwq2oWR62TlkCLW1C+n0gff7H4ea5sAB Q2Sg== X-Gm-Message-State: AO0yUKX5EGrDV286Mzv9UzaH9YkS2mxIw+lNZY2heRKfoCzuH1mn13v9 B/hcu1BM4XGVe7SwtEkKClvQEA== X-Google-Smtp-Source: AK7set/iyJq0bghPn+SPTp/fXDoJ2Vw5D5+By0BZ156wpRdyB/3JSMrsK2Wih5NIzTe1JpZWBT9XiA== X-Received: by 2002:a1c:f718:0:b0:3eb:389d:156c with SMTP id v24-20020a1cf718000000b003eb389d156cmr2816150wmh.37.1679418625166; Tue, 21 Mar 2023 10:10:25 -0700 (PDT) Received: from baylibre-ThinkPad-T14s-Gen-2i.. (151.31.102.84.rev.sfr.net. [84.102.31.151]) by smtp.gmail.com with ESMTPSA id h4-20020a05600c350400b003eddf20ed5bsm8308347wmq.18.2023.03.21.10.10.23 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 21 Mar 2023 10:10:24 -0700 (PDT) From: Julien Panis To: lee@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, corbet@lwn.net, arnd@arndb.de, gregkh@linuxfoundation.org, derek.kiernan@xilinx.com, dragan.cvetic@xilinx.com Cc: eric.auger@redhat.com, jgg@ziepe.ca, razor@blackwall.org, stephen@networkplumber.org, davem@davemloft.net, christian.koenig@amd.com, contact@emersion.fr, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, sterzik@ti.com, u-kumar1@ti.com, eblanc@baylibre.com, jneanne@baylibre.com Subject: [PATCH v3 1/4] dt-bindings: mfd: Add TI TPS6594 PMIC Date: Tue, 21 Mar 2023 18:10:17 +0100 Message-Id: <20230321171020.74736-2-jpanis@baylibre.com> X-Mailer: git-send-email 2.37.3 In-Reply-To: <20230321171020.74736-1-jpanis@baylibre.com> References: <20230321171020.74736-1-jpanis@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org TPS6594 is a Power Management IC which provides regulators and others features like GPIOs, RTC, watchdog, ESMs (Error Signal Monitor), and PFSM (Pre-configurable Finite State Machine) managing the state of the device. TPS6594 is the super-set device while TPS6593 and LP8764X are derivatives. Signed-off-by: Julien Panis --- .../devicetree/bindings/mfd/ti,tps6594.yaml | 231 ++++++++++++++++++ 1 file changed, 231 insertions(+) create mode 100644 Documentation/devicetree/bindings/mfd/ti,tps6594.yaml diff --git a/Documentation/devicetree/bindings/mfd/ti,tps6594.yaml b/Documentation/devicetree/bindings/mfd/ti,tps6594.yaml new file mode 100644 index 000000000000..4e4565a68e40 --- /dev/null +++ b/Documentation/devicetree/bindings/mfd/ti,tps6594.yaml @@ -0,0 +1,231 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mfd/ti,tps6594.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI TPS6594 Power Management Integrated Circuit + +maintainers: + - Julien Panis + +description: + TPS6594 is a Power Management IC which provides regulators and others + features like GPIOs, RTC, watchdog, ESMs (Error Signal Monitor), and + PFSM (Pre-configurable Finite State Machine) managing the state of the device. + TPS6594 is the super-set device while TPS6593 and LP8764X are derivatives. + +properties: + compatible: + enum: + - ti,lp8764x + - ti,tps6593 + - ti,tps6594 + + reg: + description: I2C slave address or SPI chip select number. + maxItems: 1 + + ti,primary-pmic: + type: boolean + description: | + Identify the primary PMIC on SPMI bus. + A multi-PMIC synchronization scheme is implemented in the PMIC device + to synchronize the power state changes with other PMIC devices. This is + accomplished through a SPMI bus: the primary PMIC is the controller + device on the SPMI bus, and the secondary PMICs are the target devices + on the SPMI bus. + + system-power-controller: true + + gpio-controller: true + + '#gpio-cells': + const: 2 + description: | + The first cell is the pin number, the second cell is used to specify flags. + See ../gpio/gpio.txt for more information. + + interrupts: + maxItems: 1 + + ti,multi-phase-id: + description: | + Describes buck multi-phase configuration, if any. For instance, XY id means + that outputs of buck converters X and Y are combined in multi-phase mode. + $ref: /schemas/types.yaml#/definitions/uint32-array + oneOf: + - items: + - const: 12 + - items: + - const: 34 + - items: + - const: 12 + - const: 34 + - items: + - const: 123 + - items: + - const: 1234 + + regulators: + type: object + description: List of regulators provided by this controller. + + patternProperties: + "^buck([1-5]|12|34|123|1234)$": + type: object + $ref: /schemas/regulator/regulator.yaml# + + unevaluatedProperties: false + + "^ldo[1-4]$": + type: object + $ref: /schemas/regulator/regulator.yaml# + + unevaluatedProperties: false + + allOf: + - if: + required: + - buck12 + then: + properties: + buck123: false + buck1234: false + - if: + required: + - buck123 + then: + properties: + buck34: false + - if: + required: + - buck1234 + then: + properties: + buck34: false + + additionalProperties: false + + rtc: + type: object + description: RTC provided by this controller. + $ref: /schemas/rtc/rtc.yaml# + + watchdog: + type: object + description: Watchdog provided by this controller. + $ref: /schemas/watchdog/watchdog.yaml# + +patternProperties: + "^buck([1-5]|12|34|123|1234)-supply$": + description: Input supply phandle for each buck. + + "^ldo[1-4]-supply$": + description: Input supply phandle for each ldo. + +required: + - compatible + - reg + - interrupts + +additionalProperties: false + +examples: + - | + #include + i2c { + #address-cells = <1>; + #size-cells = <0>; + + tps6593: pmic@48 { + compatible = "ti,tps6593"; + reg = <0x48>; + ti,primary-pmic; + system-power-controller; + + gpio-controller; + #gpio-cells = <2>; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&mcu_gpio0>; + interrupts = <0 IRQ_TYPE_EDGE_FALLING>; + + ti,multi-phase-id = <123>; + + buck123-supply = <&vcc_3v3_sys>; + buck4-supply = <&vcc_3v3_sys>; + buck5-supply = <&vcc_3v3_sys>; + ldo1-supply = <&vcc_3v3_sys>; + ldo2-supply = <&vcc_3v3_sys>; + ldo3-supply = <&buck5>; + ldo4-supply = <&vcc_3v3_sys>; + + regulators { + buck123: buck123 { + regulator-name = "vcc_core"; + regulator-min-microvolt = <750000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + buck4: buck4 { + regulator-name = "vcc_1v1"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + buck5: buck5 { + regulator-name = "vcc_1v8_sys"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo1: ldo1 { + regulator-name = "vddshv5_sdio"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo2: ldo2 { + regulator-name = "vpp_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo3: ldo3 { + regulator-name = "vcc_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + ldo4: ldo4 { + regulator-name = "vdda_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + + rtc: rtc { + wakeup-source; + }; + + watchdog: watchdog { + timeout-sec = <10>; + }; + }; + }; -- 2.37.3