Received: by 2002:ac8:156:0:b0:3e0:cd10:60c8 with SMTP id f22csp1614664qtg; Tue, 21 Mar 2023 17:39:22 -0700 (PDT) X-Google-Smtp-Source: AK7set9njwE5zEQy63ZpUZb0GkQovqSbwidAqB0cE2pHxg3+eAFlWHOBG0+8cjr+vUfUpC5cCfn0 X-Received: by 2002:a05:6a00:2d26:b0:627:ff64:85cc with SMTP id fa38-20020a056a002d2600b00627ff6485ccmr4206401pfb.0.1679445561885; Tue, 21 Mar 2023 17:39:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679445561; cv=none; d=google.com; s=arc-20160816; b=liGddRLF4o55HeTaSPRTEj3NkkdJZC3gNgP5PDez9+61ZCcalxCx/kmp3pW7WFViya bkxtDbcfxKwK9L9ZHa153OcTAo92ANoMz0CQMoyr38AGnLBKdZYQrCtr0w6HNRZ9uZg9 OTx9ywlHgFsPTzPO4AiXqEOdIe/ecFhwUBusqNuKsmgDUN0BHY4GcNI7moFQvc1Q+K1r TaaZpNGiNy6GPui/B9ogoQKMjkL/rgTyM9QUYF27uvKVbPyt7BkePuJy3+Nl6MlfjlDF RfAVv9tZyqvsgzmRkf2Z/oc7RjMLN0ZGXR4QOlnJbhOdgraFJKSJZvwRGeFBqr/y2Fco Wjiw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YoKXmnEc7cX0bN2FsgoWsqMUzG85Qf4dMDXNgQk5YSI=; b=PzVZDH8a2cPYAHDO6jvIkwCODnLgGoZmyZQsyWdk8YRCdhMrcPdiiCBBnODk2+ZY9Q WQ5zl0Y3TwGGyEST3dFXKr0d0b7WALFO4HbXrdt5azXPIZ9RPtfMXpsy8K87oGpGpDy2 Zb3e7AH5TctBfbD2jUdzSYZ52+h8kCFCu7xxzBojB75E5jDSNohw68xfAHAaMN+DPxgd 7MxinGXnqI6uX2o+eDdZvJb6g+eJwyMPrgZVPOujy09dVzCz3nahRm3o8x68CN28Gpdy u1GRhd7Ef1ugdYRnFEnq584ggCmS1l+nf9ESGIyqw8kXjMz2yRAiRvLsBdPX2491uGpd QBow== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cY+YdrCN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k49-20020a056a000d3100b005a8be9b1b56si5641662pfv.217.2023.03.21.17.39.09; Tue, 21 Mar 2023 17:39:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cY+YdrCN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229835AbjCVAiN (ORCPT + 99 others); Tue, 21 Mar 2023 20:38:13 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57268 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229784AbjCVAiG (ORCPT ); Tue, 21 Mar 2023 20:38:06 -0400 Received: from mga18.intel.com (mga18.intel.com [134.134.136.126]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 22CBA5BB0; Tue, 21 Mar 2023 17:38:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1679445485; x=1710981485; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=iC/ejTfRQ+T7oTkSU6HDeauMoGFLZcP67w8IIlZp0OY=; b=cY+YdrCNg86mee2FmPOE2AiRC/XOa1NEjmWtmlO9DOmnsqemm5oa9sor naudb5n3S5CrbCekzFxJbE+nSTfND9kDGsUrWTe8qfOc0YjVlSKfHsCFD voORdzZ2S+2crPvxLg/cNcCbWVXoSFdlaxehFKwUH6PKPFM0jNszXTAuB fFSYs6j8MH2rebDsC3a+u4ZOT6mNPkiFgqv76G3ru60oIHxadRPuxcJee u5VmgjPvvtDo5rQuB9RVKReu5tQdiijmaMy3bXhkU/edT0tWVLSnKcBvm dhnMuOt1owX2Qj2h6/OGQpcAmyJwr348YylVab4VQ+B5V33d5mZojir2X Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10656"; a="322934918" X-IronPort-AV: E=Sophos;i="5.98,280,1673942400"; d="scan'208";a="322934918" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Mar 2023 17:38:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10656"; a="675076039" X-IronPort-AV: E=Sophos;i="5.98,280,1673942400"; d="scan'208";a="675076039" Received: from jithujos.sc.intel.com ([172.25.103.66]) by orsmga007-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 21 Mar 2023 17:38:03 -0700 From: Jithu Joseph To: hdegoede@redhat.com, markgross@kernel.org Cc: tglx@linutronix.de, mingo@redhat.com, bp@alien8.de, dave.hansen@linux.intel.com, x86@kernel.org, hpa@zytor.com, gregkh@linuxfoundation.org, rostedt@goodmis.org, jithu.joseph@intel.com, ashok.raj@intel.com, tony.luck@intel.com, linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, patches@lists.linux.dev, ravi.v.shankar@intel.com, thiago.macieira@intel.com, athenas.jimenez.gonzalez@intel.com, sohil.mehta@intel.com Subject: [PATCH v4 4/9] x86/include/asm/msr-index.h: Add IFS Array test bits Date: Tue, 21 Mar 2023 17:33:54 -0700 Message-Id: <20230322003359.213046-5-jithu.joseph@intel.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230322003359.213046-1-jithu.joseph@intel.com> References: <20230301015942.462799-1-jithu.joseph@intel.com> <20230322003359.213046-1-jithu.joseph@intel.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_NONE, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define MSR bitfields for enumerating support for Array BIST test. Signed-off-by: Jithu Joseph Reviewed-by: Tony Luck Reviewed-by: Hans de Goede --- arch/x86/include/asm/msr-index.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/x86/include/asm/msr-index.h b/arch/x86/include/asm/msr-index.h index ad35355ee43e..3aedae61af4f 100644 --- a/arch/x86/include/asm/msr-index.h +++ b/arch/x86/include/asm/msr-index.h @@ -206,6 +206,8 @@ /* Abbreviated from Intel SDM name IA32_INTEGRITY_CAPABILITIES */ #define MSR_INTEGRITY_CAPS 0x000002d9 +#define MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT 2 +#define MSR_INTEGRITY_CAPS_ARRAY_BIST BIT(MSR_INTEGRITY_CAPS_ARRAY_BIST_BIT) #define MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT 4 #define MSR_INTEGRITY_CAPS_PERIODIC_BIST BIT(MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT) -- 2.25.1