Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp1787610rwl; Sun, 26 Mar 2023 09:05:54 -0700 (PDT) X-Google-Smtp-Source: AKy350Z2dGMxnTbjH9YIm+zx2mbJwOLO+lSM6+kxFXltHJWDp6DGebh0BVKW+gp1eoN79PeTmjoT X-Received: by 2002:a17:90a:193:b0:23b:89df:4cf4 with SMTP id 19-20020a17090a019300b0023b89df4cf4mr9482468pjc.42.1679846753820; Sun, 26 Mar 2023 09:05:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679846753; cv=none; d=google.com; s=arc-20160816; b=I+G1Ft6DxsWCcdHtlFGlMuAr8y/zjRvieE3Tlwq6rwb9yeL/Bzc2VPOTSRJSs/EPUT n2m91zIeRa6tO0FzNKgifqv3ecFH8L3GoHzwcoYZnFnHDqKcloVo2zRdGFNPLOTk1U3w CLoq+SmUQxQ3QLV3TSYXyIOUK0oHgqETZHuCIFno11pGA9N9FnFi3yvx/diieSnddroZ pEG5SBeSL1FW/FAQipcTcVyKOxNubQcOJTDgaNh0hiFPNutPTJto5n2ChFDeXmGcS1er IyZA++1DBQkALzT/lZg5Sph1CMJvFnytey6VuqfKRq7xcEvA5ZSJL7K3A1mxk0MaJm37 LG2Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=QV3iGa8KiUlr1LClhXl1D1BGw0maVF3hcUmABXx2qKM=; b=0cKy4QUi5cOnYq2oW3A1TEPwWOltzdTr2sBBinEwTk5TnGcJk2uo7Qbv2HaHpYkInP yPNUJR8B+9AlGBMxPrK6VN6xQXDNYEwyUYcTiAfUGhDskcc2fv6cOEBIgnQwuSpoBio0 9JXBJcD8LIApvyBinvapRPiLPIWlpBKn+kr83lCZn+AdW2fI2bEmHk2oNpxGyH0ofisK t2yyVUezbNFauBQDAj6v2AVINU1FM7EAUIMmfSTYlt8Mw0dhKcnK8eLuVsCxhqEM1RUF Dk3i/bqTZpF84MNK9nZ3v9VagCin++Ky5KL5UVZC2Kq/WlIcQE+JzUyEUifdiymvN4IO 5yrA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rq5dyFnU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b15-20020a63e70f000000b0050fab1dcafesi13822250pgi.109.2023.03.26.09.05.41; Sun, 26 Mar 2023 09:05:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=rq5dyFnU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232653AbjCZQDs (ORCPT + 99 others); Sun, 26 Mar 2023 12:03:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35454 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232615AbjCZQDj (ORCPT ); Sun, 26 Mar 2023 12:03:39 -0400 Received: from mail-ed1-x52f.google.com (mail-ed1-x52f.google.com [IPv6:2a00:1450:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BEF894230 for ; Sun, 26 Mar 2023 09:03:37 -0700 (PDT) Received: by mail-ed1-x52f.google.com with SMTP id er18so15031742edb.9 for ; Sun, 26 Mar 2023 09:03:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1679846616; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=QV3iGa8KiUlr1LClhXl1D1BGw0maVF3hcUmABXx2qKM=; b=rq5dyFnUl7RahLZHNlkhn8nQ8r1SCLpS07sZ1IVPZQJ3gVy0TCL2nFSO4YipbN3KkF cqTPtfp304/6vW5DlnooqxktttCdVjUHlOTqCWhTxmLShyqTJQYFn08BEWKvPXMfEDxa 6QhqrddIx+rQQal8P4izUsMxr75QpKTnFYBYo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1679846616; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=QV3iGa8KiUlr1LClhXl1D1BGw0maVF3hcUmABXx2qKM=; b=Czl6Oxz0danAz0qSdAytPhxZkbD6HRvIHzKxheNUlXHuLLCXYccl2Kw8hJNlfh93iG bvdma71fQ7/HuDN85B1iVPrAhW+fCGYBt+C17FRmmF+i35TkED6NFQ9XijNGtt2JWLAz DaYScAMZSqTgDecdWJDs5VD0L4vfDBgwqZmEP26d55aVvUrypv6eZOPk4PtPqC8d+LJp YcTpRIOguG9hHT4eCkLVdroEMJkHtA+CzvtMe7AvRQ5HYw6kyF3S+V2ADNSC6fSh0oTh IbthM+62MpCNgMSLh3YrfyzOmqkb9vQx7cIOTR9AGh0rDopNz13tCL9995BJ5qC3daxP kOKg== X-Gm-Message-State: AAQBX9eSvepUE2ai+Q5Fl+zKkJMX421HCdqwUnosmDHfq8i+FHhivZUv lAD8NxLV1R+c9OwHP2hzc391xR/gqbQRmSUvDNu63g== X-Received: by 2002:a05:6402:70a:b0:4fb:9b54:ccb8 with SMTP id w10-20020a056402070a00b004fb9b54ccb8mr9305209edx.21.1679846616252; Sun, 26 Mar 2023 09:03:36 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.homenet.telecomitalia.it (host-87-0-102-254.retail.telecomitalia.it. [87.0.102.254]) by smtp.gmail.com with ESMTPSA id m2-20020a50d7c2000000b00501fc87352fsm6869333edj.13.2023.03.26.09.03.35 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 Mar 2023 09:03:36 -0700 (PDT) From: Dario Binacchi To: linux-kernel@vger.kernel.org Cc: Amarula patchwork , Rob Herring , Krzysztof Kozlowski , Marc Kleine-Budde , michael@amarulasolutions.com, Vincent Mailhol , Alexandre Torgue , Dario Binacchi , Krzysztof Kozlowski , Maxime Coquelin , Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-stm32@st-md-mailman.stormreply.com Subject: [PATCH v8 4/5] ARM: dts: stm32: add pin map for CAN controller on stm32f4 Date: Sun, 26 Mar 2023 18:03:24 +0200 Message-Id: <20230326160325.3771891-5-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20230326160325.3771891-1-dario.binacchi@amarulasolutions.com> References: <20230326160325.3771891-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add pin configurations for using CAN controller on stm32f469-disco board. They are located on the Arduino compatible connector CN5 (CAN1) and on the extension connector CN12 (CAN2). Signed-off-by: Dario Binacchi --- (no changes since v3) Changes in v3: - Remove 'Dario Binacchi ' SOB. - Remove a blank line. Changes in v2: - Remove a blank line. arch/arm/boot/dts/stm32f4-pinctrl.dtsi | 30 ++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi index 4523c63475e4..3bb812d6399e 100644 --- a/arch/arm/boot/dts/stm32f4-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f4-pinctrl.dtsi @@ -447,6 +447,36 @@ pins2 { slew-rate = <2>; }; }; + + can1_pins_a: can1-0 { + pins1 { + pinmux = ; /* CAN1_TX */ + }; + pins2 { + pinmux = ; /* CAN1_RX */ + bias-pull-up; + }; + }; + + can2_pins_a: can2-0 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; + + can2_pins_b: can2-1 { + pins1 { + pinmux = ; /* CAN2_TX */ + }; + pins2 { + pinmux = ; /* CAN2_RX */ + bias-pull-up; + }; + }; }; }; }; -- 2.32.0