Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp4092298rwl; Tue, 28 Mar 2023 02:27:08 -0700 (PDT) X-Google-Smtp-Source: AKy350YvCmxBpTqWVtX8oMGfpm0M9pHArqk6qaoE0HQ31aHPNkwFg8yGINoDnWKrRIxJ+eCgtV9b X-Received: by 2002:a17:90b:503:b0:237:ae98:a47f with SMTP id r3-20020a17090b050300b00237ae98a47fmr20798110pjz.1.1679995628150; Tue, 28 Mar 2023 02:27:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1679995628; cv=none; d=google.com; s=arc-20160816; b=uOFvQPO7aRxxA5QsvN3YyHv1MW4lr1CsbYDEpwciuXIu6M5R2211YfZAHM9yK9qenc c6fBLVGNAODwJIbKZlpTST9ZPtkt3egozFCDLXWy51L06SLBxzpBCjX9RDKPeTwe+Ysj cl14qfLOwa53EgiAJZtzVCYsKtYMsOOHmaaBtnrcBy3cUalLAkeEvG20TAFdd458SuNh X5yeiFH/A8IW2gpUTRbq+o9W7MezrEK9UP8TE/9CGnruBC3b59Id8vDTP0GqzEmJj3HQ iSmNbIQUBWnu0r83WLQGK1MudwEvL64FSo/sGMUS9CfsQkhgrFGvkvaHoCpGSrzCRAUt MRAw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=MlNAO4yMYcZ095asSuJz0ug2o0SXVrNzgggbflP3Pdw=; b=TJSk2H5w6Y4QS+OdDtK66Cq5hKQ1OYhr9/rGR4sy0lRCui/YDNuZoQRmQhi93H9OOC e5EXF8ZqiUsMnSBnED4i7OGc5Hrj8RzNxZNPDFq5tGw0oF8f/cNCQhCZhf6Ly+qhBWa/ vZS98XPM/mPC7T1Y0EB5d+EL7GDUJ8Ndxr3r5+0IAS8EBWj50davMhxU0LqT13HvxPQB tH6Goi8nUE3GLUE7hTUD51DlXGvrCBuJgfnD4m7IV4hJRuqoXy8goI++moGxfCTKldQp zcUukxlStnadHTb5p4zOagn+GeH6bKv2s9VG6IV7bFK0NuNpbTtWN7p8oH6qE/NqdRpq KBtA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Cz1n9vdE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s16-20020a170902989000b0019cbe4c22f6si28196739plp.516.2023.03.28.02.26.54; Tue, 28 Mar 2023 02:27:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=Cz1n9vdE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229527AbjC1JZc (ORCPT + 99 others); Tue, 28 Mar 2023 05:25:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54596 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229728AbjC1JZa (ORCPT ); Tue, 28 Mar 2023 05:25:30 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 083DD5FEE; Tue, 28 Mar 2023 02:25:05 -0700 (PDT) Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 32S6XGmC028759; Tue, 28 Mar 2023 09:24:47 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : to : cc : references : from : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=MlNAO4yMYcZ095asSuJz0ug2o0SXVrNzgggbflP3Pdw=; b=Cz1n9vdEis+lbq59lqX4Jko4X6dfIReMCL2FutU+UnWWXlnK0t1WhD/iuYrVgrbksEMJ famlg2vxIvc9Bc5DQM9noHGNMsT5h1qWH58g+248fbM4tDca56ZVm+ghX/WJVc8r2HRK 7KlNIR3mtZqLzSBZxjTlNAffLUiSkiunREIQYPYIhOVPm/hdFcjXY/kX5OL0hIHEpX1+ 992TwnEjiObxfGsm7ESx7dsFTO42PS83qQUi1xF+3Hi2NWXGidKhiy5G98wNzWXNwS2E YFjQSeJxERHmBtAtPNpYi+bN0he3vdLRtFPfOLLNSDEUOB6Qdor+B8ASvUZ7iCp4MxRt KA== Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pk5773j66-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Mar 2023 09:24:47 +0000 Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 32S9OkH9024828 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Tue, 28 Mar 2023 09:24:46 GMT Received: from [10.233.17.245] (10.80.80.8) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Tue, 28 Mar 2023 02:24:40 -0700 Message-ID: <9fcc59cf-c76e-8cee-d232-830b31e35060@quicinc.com> Date: Tue, 28 Mar 2023 17:24:37 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.9.0 Subject: Re: [PATCH v2 1/3] Coresight: Add coresight dummy driver Content-Language: en-US To: Suzuki K Poulose , Mike Leach CC: Mathieu Poirier , Alexander Shishkin , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Andy Gross , "Paul Walmsley" , Palmer Dabbelt , Albert Ou , Jonathan Corbet , Leo Yan , Greg Kroah-Hartman , , , , , Tingwei Zhang , Jinlong Mao , "Yuanfang Zhang" , Tao Zhang , Trilok Soni , , "Bjorn Andersson" , References: <20230324061608.33609-1-quic_hazha@quicinc.com> <20230324061608.33609-2-quic_hazha@quicinc.com> <0faff427-1f01-8783-9585-32dca872fe45@quicinc.com> <883c72a4-0c72-fd08-1b04-577037138b43@arm.com> From: Hao Zhang In-Reply-To: <883c72a4-0c72-fd08-1b04-577037138b43@arm.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: j2WVo3_hfJ9S-2ewbYyPyr8-km7_IJ58 X-Proofpoint-ORIG-GUID: j2WVo3_hfJ9S-2ewbYyPyr8-km7_IJ58 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-03-24_11,2023-03-27_02,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 clxscore=1015 mlxscore=0 suspectscore=0 lowpriorityscore=0 impostorscore=0 bulkscore=0 adultscore=0 mlxlogscore=999 phishscore=0 malwarescore=0 spamscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2303280079 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_LOW, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Suzuki, On 3/28/2023 4:35 PM, Suzuki K Poulose wrote: > On 28/03/2023 08:22, Hao Zhang wrote: >> Hi Mike, >> >> On 3/27/2023 11:58 PM, Mike Leach wrote: >>> Hi, >>> >>> On Fri, 24 Mar 2023 at 06:16, Hao Zhang wrote: >>>> >>>> Some Coresight devices that HLOS don't have permission to access >>>> or configure. Such as Coresight sink EUD, some TPDMs etc. So there >>>> need driver to register dummy devices as Coresight devices. Provide >>>> Coresight API for dummy device operations, such as enabling and >>>> disabling dummy devices. Build the Coresight path for dummy sink or >>>> dummy source for debugging. >>>> >>>> Signed-off-by: Hao Zhang >>>> --- >>>>   drivers/hwtracing/coresight/Kconfig           |  11 ++ >>>>   drivers/hwtracing/coresight/Makefile          |   1 + >>>>   drivers/hwtracing/coresight/coresight-dummy.c | 176 >>>> ++++++++++++++++++ >>>>   3 files changed, 188 insertions(+) >>>>   create mode 100644 drivers/hwtracing/coresight/coresight-dummy.c >>>> >>>> diff --git a/drivers/hwtracing/coresight/Kconfig >>>> b/drivers/hwtracing/coresight/Kconfig >>>> index 2b5bbfffbc4f..06f0a7594169 100644 >>>> --- a/drivers/hwtracing/coresight/Kconfig >>>> +++ b/drivers/hwtracing/coresight/Kconfig >>>> @@ -236,4 +236,15 @@ config CORESIGHT_TPDA >>>> >>>>            To compile this driver as a module, choose M here: the >>>> module will be >>>>            called coresight-tpda. >>>> + >>>> +config CORESIGHT_DUMMY >>>> +       tristate "Dummy driver support" >>>> +       help >>>> +         Enables support for dummy driver. Dummy driver can be used >>>> for >>>> +         CoreSight sources/sinks that are owned and configured by some >>>> +         other subsystem and use Linux drivers to configure rest of >>>> trace >>>> +         path. >>>> + >>>> +         To compile this driver as a module, choose M here: the >>>> module will be >>>> +         called coresight-dummy. >>>>   endif >>>> diff --git a/drivers/hwtracing/coresight/Makefile >>>> b/drivers/hwtracing/coresight/Makefile >>>> index 33bcc3f7b8ae..995d3b2c76df 100644 >>>> --- a/drivers/hwtracing/coresight/Makefile >>>> +++ b/drivers/hwtracing/coresight/Makefile >>>> @@ -30,3 +30,4 @@ obj-$(CONFIG_CORESIGHT_TPDA) += coresight-tpda.o >>>>   coresight-cti-y := coresight-cti-core.o coresight-cti-platform.o \ >>>>                     coresight-cti-sysfs.o >>>>   obj-$(CONFIG_ULTRASOC_SMB) += ultrasoc-smb.o >>>> +obj-$(CONFIG_CORESIGHT_DUMMY) += coresight-dummy.o >>>> diff --git a/drivers/hwtracing/coresight/coresight-dummy.c >>>> b/drivers/hwtracing/coresight/coresight-dummy.c >>>> new file mode 100644 >>>> index 000000000000..2d4eb3e546eb >>>> --- /dev/null >>>> +++ b/drivers/hwtracing/coresight/coresight-dummy.c >>>> @@ -0,0 +1,176 @@ >>>> +// SPDX-License-Identifier: GPL-2.0 >>>> +/* >>>> + * Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights >>>> reserved. >>>> + */ >>>> + >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>>> +#include >>>> + >>>> +#include "coresight-priv.h" >>>> +#include "coresight-trace-id.h" >>>> + >>>> +struct dummy_drvdata { >>>> +       struct device                   *dev; >>>> +       struct coresight_device         *csdev; >>>> +       int                             traceid; >>>> +}; >>>> + >>>> +DEFINE_CORESIGHT_DEVLIST(dummy_devs, "dummy"); >>>> + >>>> +static int dummy_source_enable(struct coresight_device *csdev, >>>> +                              struct perf_event *event, u32 mode) >>>> +{ >>>> +       struct dummy_drvdata *drvdata = >>>> dev_get_drvdata(csdev->dev.parent); >>>> + >>>> +       dev_info(drvdata->dev, "Dummy source enabled\n"); >>>> + >>>> +       return 0; >>>> +} >>>> + >>>> +static void dummy_source_disable(struct coresight_device *csdev, >>>> +                                struct perf_event *event) >>>> +{ >>>> +       struct dummy_drvdata *drvdata = >>>> dev_get_drvdata(csdev->dev.parent); >>>> + >>>> +       dev_info(drvdata->dev, "Dummy source disabled\n"); >>>> +} >>>> + >>>> +static int dummy_sink_enable(struct coresight_device *csdev, u32 mode, >>>> +                               void *data) >>>> +{ >>>> +       struct dummy_drvdata *drvdata = >>>> dev_get_drvdata(csdev->dev.parent); >>>> + >>>> +       dev_info(drvdata->dev, "Dummy sink enabled\n"); >>>> + >>>> +       return 0; >>>> +} >>>> + >>>> +static int dummy_sink_disable(struct coresight_device *csdev) >>>> +{ >>>> +       struct dummy_drvdata *drvdata = >>>> dev_get_drvdata(csdev->dev.parent); >>>> + >>>> +       dev_info(drvdata->dev, "Dummy sink disabled\n"); >>>> + >>>> +       return 0; >>>> +} >>>> + >>>> +static const struct coresight_ops_source dummy_source_ops = { >>>> +       .enable         = dummy_source_enable, >>>> +       .disable        = dummy_source_disable, >>>> +}; >>>> + >>>> +static const struct coresight_ops_sink dummy_sink_ops = { >>>> +       .enable         = dummy_sink_enable, >>>> +       .disable        = dummy_sink_disable, >>>> +}; >>>> + >>>> +static const struct coresight_ops dummy_cs_ops = { >>>> +       .source_ops     = &dummy_source_ops, >>>> +       .sink_ops       = &dummy_sink_ops, >>>> +}; >>>> + >>>> +static int dummy_probe(struct platform_device *pdev) >>>> +{ >>>> +       int ret, trace_id; >>>> +       struct device *dev = &pdev->dev; >>>> +       struct coresight_platform_data *pdata; >>>> +       struct dummy_drvdata *drvdata; >>>> +       struct coresight_desc desc = { 0 }; >>>> + >>>> +       desc.name = coresight_alloc_device_name(&dummy_devs, dev); >>>> +       if (!desc.name) >>>> +               return -ENOMEM; >>>> + >>>> +       pdata = coresight_get_platform_data(dev); >>>> +       if (IS_ERR(pdata)) >>>> +               return PTR_ERR(pdata); >>>> +       pdev->dev.platform_data = pdata; >>>> + >>>> +       drvdata = devm_kzalloc(dev, sizeof(*drvdata), GFP_KERNEL); >>>> +       if (!drvdata) >>>> +               return -ENOMEM; >>>> + >>>> +       drvdata->dev = &pdev->dev; >>>> +       platform_set_drvdata(pdev, drvdata); >>>> + >>>> +       if (of_property_read_bool(pdev->dev.of_node, >>>> "qcom,dummy-source")) { >>>> +               desc.type = CORESIGHT_DEV_TYPE_SOURCE; >>>> +               desc.subtype.source_subtype = >>>> + CORESIGHT_DEV_SUBTYPE_SOURCE_OTHERS; >>>> +       } else if (of_property_read_bool(pdev->dev.of_node, >>>> +                                        "qcom,dummy-sink")) { >>>> +               desc.type = CORESIGHT_DEV_TYPE_SINK; >>>> +               desc.subtype.sink_subtype = >>>> CORESIGHT_DEV_SUBTYPE_SINK_BUFFER; >>> >>> This will break the automatic sink selection on a system where perf is >>> looking for a default sink and the dummy sink is closest  / first >>> discovered. >>> >>> i.e. when perf record -e cs_etm// >>> is used to trace a program in linux, a dummy sink appearing in the >>> coresight tree with this designation may be selected. >>> >>> This needs to be corrected, probably with a unique sub-type that >>> appears before the CORESIGHT_DEV_SUBTYPE_SINK_BUFFER value in the enum >>> as the selection is based on >= CORESIGHT_DEV_SUBTYPE_SINK_BUFFER. >>> > > Good point Mike. > >>> By implication adding a new value - will possibly affect other code >>> using the enum values so will need to be checked >>> >>> Regards >>> >>> Mike >>> >> >> Thanks for your comments, I will add a new sub-type for dummy sink and >> check the impact of it. > > Please keep this as the lowest priority, something like: > >  enum coresight_dev_subtype_sink { > +    CORESIGHT_DEV_SUBTYPE_SINK_DUMMY, >         CORESIGHT_DEV_SUBTYPE_SINK_PORT, >         CORESIGHT_DEV_SUBTYPE_SINK_BUFFER, >         CORESIGHT_DEV_SUBTYPE_SINK_SYSMEM, >         CORESIGHT_DEV_SUBTYPE_SINK_PERCPU_SYSMEM, > }; > > This should be fine without any impact on the existing code, as we > expect the driver modules to be updated with the new core module. > > Suzuki > Sure, I will take your advice in the next version of patch. Thanks, Hao > >> >> Thanks, >> Hao >> >>> >>>> +       } else { >>>> +               dev_info(dev, "Device type not set\n"); >>>> +               return -EINVAL; >>>> +       } >>>> + >>>> +       desc.ops = &dummy_cs_ops; >>>> +       desc.pdata = pdev->dev.platform_data; >>>> +       desc.dev = &pdev->dev; >>>> +       drvdata->csdev = coresight_register(&desc); >>>> +       if (IS_ERR(drvdata->csdev)) >>>> +               return PTR_ERR(drvdata->csdev); >>>> + >>>> +       trace_id = coresight_trace_id_get_system_id(); >>>> +       if (trace_id < 0) { >>>> +               ret = trace_id; >>>> +               goto cs_unregister; >>>> +       } >>>> +       drvdata->traceid = (u8)trace_id; >>>> + >>>> +       pm_runtime_enable(dev); >>>> +       dev_info(dev, "Dummy device initialized\n"); >>>> + >>>> +       return 0; >>>> + >>>> +cs_unregister: >>>> +       coresight_unregister(drvdata->csdev); >>>> + >>>> +       return ret; >>>> +} >>>> + >>>> +static int dummy_remove(struct platform_device *pdev) >>>> +{ >>>> +       struct dummy_drvdata *drvdata = platform_get_drvdata(pdev); >>>> +       struct device *dev = &pdev->dev; >>>> + >>>> +       coresight_trace_id_put_system_id(drvdata->traceid); >>>> +       pm_runtime_disable(dev); >>>> +       coresight_unregister(drvdata->csdev); >>>> +       return 0; >>>> +} >>>> + >>>> +static const struct of_device_id dummy_match[] = { >>>> +       {.compatible = "qcom,coresight-dummy"}, >>>> +       {}, >>>> +}; >>>> + >>>> +static struct platform_driver dummy_driver = { >>>> +       .probe  = dummy_probe, >>>> +       .remove = dummy_remove, >>>> +       .driver = { >>>> +               .name   = "coresight-dummy", >>>> +               .of_match_table = dummy_match, >>>> +       }, >>>> +}; >>>> + >>>> +static int __init dummy_init(void) >>>> +{ >>>> +       return platform_driver_register(&dummy_driver); >>>> +} >>>> +module_init(dummy_init); >>>> + >>>> +static void __exit dummy_exit(void) >>>> +{ >>>> +       platform_driver_unregister(&dummy_driver); >>>> +} >>>> +module_exit(dummy_exit); >>>> + >>>> +MODULE_LICENSE("GPL"); >>>> +MODULE_DESCRIPTION("CoreSight dummy source driver"); >>>> -- >>>> 2.17.1 >>>> >>> >>> >