Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp4186245rwl; Tue, 28 Mar 2023 04:04:01 -0700 (PDT) X-Google-Smtp-Source: AKy350YBpd+vqIyEDNV4YuoOTsti7c1LWscVJDtEwmjTvV5OgtSWyb8g3ZYpsyWgeEg4+bzkCFTG X-Received: by 2002:a17:906:6b1a:b0:932:ac10:94b6 with SMTP id q26-20020a1709066b1a00b00932ac1094b6mr15305336ejr.32.1680001441190; Tue, 28 Mar 2023 04:04:01 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680001441; cv=none; d=google.com; s=arc-20160816; b=tcy6OoNiu0Zbs2yIspPpr/RP87Psz/jYwcBGNfAdC6O+5sv6503EIwYmBxO90YT/eU +Q5+5C9HFbiPnQuBaU4euEuan6LRriYYvPDyCdJ+mqnOXzZnKUXaexyx1D+3ZerV7kq3 Vi4Su1aSBTMUIUtcKz4rRI3IKRD3MGXmyfx8tux9DWgzB6LOGhTHnGho5tmUUkPWnt0A 9wzvpvEaLFonHZBIJN+TtSNKJ8wlGD6Qq7BU9aIFFbih32IhSEya7IolLIgWavmNXJ2x qZxFz2eN2KLEr3ygzqxe0pGmzcHu6Fwzvr9wqgY1X8qu1IMkjnriTh8X31V7Jbypnppq YbxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=U1OB3FpwLw4cNA/QLGoGAvYKQx2PHrwBiewZVPjRFbI=; b=MYOqmbWIDGvgSVp1TKmeT2nuba+9ZWmX1DYHe18oUrTGD8P54FgM/WkUZ136NGWd9H wGcqBwEQdUkF6kpMhYMQ5ARe+JZ6ioLDO5DHKnjG1UUyEBeA8RMCrfQZ4xs39XPjrQYg OIde3w1aqUO61z1X+NXgt0RcH4JmqipEL543ljiSsIQa0IxsRZYGAeH4OtpYdsvU5R4s avLWnUeLpPxoxV+nbHnblHx0ebqV2xzNN8865yUz7m8zHBzuj+B1L3ziPcKCsV/uk9Rj jrE/tpjbxaORO1Qicf4ZseOGLEhiFpf0zAyJuDMJPq2IaNL4Lqq/+Ea0waoxot5wHzxS Q5NA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=bylDAu50; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ss24-20020a170907c01800b009334a8e8c07si25065777ejc.103.2023.03.28.04.03.27; Tue, 28 Mar 2023 04:04:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=bylDAu50; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231934AbjC1LAt (ORCPT + 99 others); Tue, 28 Mar 2023 07:00:49 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33348 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230390AbjC1LAs (ORCPT ); Tue, 28 Mar 2023 07:00:48 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 5CB4672AA; Tue, 28 Mar 2023 04:00:47 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 32SB0V3d051190; Tue, 28 Mar 2023 06:00:31 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1680001231; bh=U1OB3FpwLw4cNA/QLGoGAvYKQx2PHrwBiewZVPjRFbI=; h=Date:Subject:To:CC:References:From:In-Reply-To; b=bylDAu502PuQyjsQLRPOe0Y9/2Ak80wq70i6EX1XUqJGEyqowh9gA3F20hNED3qKE owm7ZZ5tSCnOKaJMIOLIM/MPObyqFrmADqruyhJ0kC/LYphq6JXfi/rrzW45Rsy94a RETxLcX3nfDhB/7p51bktKnybOdVtOmGDYz3TTC8= Received: from DFLE106.ent.ti.com (dfle106.ent.ti.com [10.64.6.27]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 32SB0Vct028455 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 28 Mar 2023 06:00:31 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE106.ent.ti.com (10.64.6.27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16; Tue, 28 Mar 2023 06:00:31 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.16 via Frontend Transport; Tue, 28 Mar 2023 06:00:31 -0500 Received: from [10.24.69.141] (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 32SB0RXA009578; Tue, 28 Mar 2023 06:00:28 -0500 Message-ID: Date: Tue, 28 Mar 2023 16:30:27 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.4.2 Subject: Re: [PATCH V3 2/2] arm64: dts: ti: k3-am68-sk-base-board: Add pinmux for RPi Header Content-Language: en-US To: Sinthu Raja , Nishanth Menon , Tero Kristo , Rob Herring CC: Vignesh Raghavendra , Krzysztof Kozlowski , , , , Sinthu Raja References: <20230316114102.3602-1-sinthu.raja@ti.com> <20230316114102.3602-3-sinthu.raja@ti.com> From: Vaishnav Achath In-Reply-To: <20230316114102.3602-3-sinthu.raja@ti.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.5 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Sinthu, On 16/03/23 17:11, Sinthu Raja wrote: > From: Sinthu Raja > > Add pinmux required to bring out the i2c and gpios on 40-pin RPi > expansion header on the AM68 SK board. > > Signed-off-by: Sinthu Raja > --- > > No Changes in V3. > It looks like you missed to carry the tested tag from Rahul on V2, was that intentional? https://lore.kernel.org/all/20230125200427.2bqlpym5tzz43yqq@uda0490373/ Thanks and Regards, Vaishnav > .../boot/dts/ti/k3-am68-sk-base-board.dts | 70 ++++++++++++++++++- > 1 file changed, 69 insertions(+), 1 deletion(-) > > diff --git a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > index 27a43a8ecffd..118308cfdd75 100644 > --- a/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > +++ b/arch/arm64/boot/dts/ti/k3-am68-sk-base-board.dts > @@ -173,6 +173,32 @@ J721S2_IOPAD(0x0a0, PIN_INPUT, 0) /* (AB25) MCASP0_AXR12.MCAN7_RX */ > J721S2_IOPAD(0x09c, PIN_INPUT, 0) /* (T24) MCASP0_AXR11.MCAN7_TX */ > >; > }; > + > + main_i2c4_pins_default: main-i2c4-pins-default { > + pinctrl-single,pins = < > + J721S2_IOPAD(0x010, PIN_INPUT_PULLUP, 7) /* (AF28) MCAN13_RX.I2C4_SDA */ > + J721S2_IOPAD(0x014, PIN_INPUT_PULLUP, 7) /* (AD25) MCAN14_TX.I2C4_SCL */ > + >; > + }; > + > + rpi_header_gpio0_pins_default: rpi-header-gpio0-pins-default { > + pinctrl-single,pins = < > + J721S2_IOPAD(0x0a8, PIN_INPUT, 7) /* (U24) MCASP0_AXR14.GPIO0_42 */ > + J721S2_IOPAD(0x090, PIN_INPUT, 7) /* (W24) MCASP0_AXR8.GPIO0_36 */ > + J721S2_IOPAD(0x0bc, PIN_INPUT, 7) /* (V28) MCASP1_AFSX.GPIO0_47 */ > + J721S2_IOPAD(0x06c, PIN_INPUT, 7) /* (V26) MCAN1_TX.GPIO0_27 */ > + J721S2_IOPAD(0x004, PIN_INPUT, 7) /* (W25) MCAN12_TX.GPIO0_1 */ > + J721S2_IOPAD(0x008, PIN_INPUT, 7) /* (AC24) MCAN12_RX.GPIO0_2 */ > + J721S2_IOPAD(0x0b8, PIN_INPUT, 7) /* (AA24) MCASP1_ACLKX.GPIO0_46 */ > + J721S2_IOPAD(0x00c, PIN_INPUT, 7) /* (AE28) MCAN13_TX.GPIO0_3 */ > + J721S2_IOPAD(0x034, PIN_INPUT, 7) /* (AD24) PMIC_WAKE0.GPIO0_13 */ > + J721S2_IOPAD(0x0a4, PIN_INPUT, 7) /* (T23) MCASP0_AXR13.GPIO0_41 */ > + J721S2_IOPAD(0x0c0, PIN_INPUT, 7) /* (T28) MCASP1_AXR0.GPIO0_48 */ > + J721S2_IOPAD(0x0b4, PIN_INPUT, 7) /* (U25) MCASP1_AXR4.GPIO0_45 */ > + J721S2_IOPAD(0x0cc, PIN_INPUT, 7) /* (AE27) SPI0_CS0.GPIO0_51 */ > + J721S2_IOPAD(0x08c, PIN_INPUT, 7) /* (T25) MCASP0_AXR7.GPIO0_35 */ > + >; > + }; > }; > > &wkup_pmx0 { > @@ -214,12 +240,39 @@ J721S2_WKUP_IOPAD(0x0d0, PIN_OUTPUT, 0) /* (C23) WKUP_GPIO0_4.MCU_MCAN1_TX*/ > >; > }; > > + mcu_i2c0_pins_default: mcu-i2c0-pins-default { > + pinctrl-single,pins = < > + J721S2_WKUP_IOPAD(0x100, PIN_INPUT, 0) /*(H24) WKUP_GPIO0_63.MCU_I2C0_SCL*/ > + J721S2_WKUP_IOPAD(0x104, PIN_INPUT, 0) /*(H27) WKUP_GPIO0_64.MCU_I2C0_SDA*/ > + >; > + }; > + > mcu_i2c1_pins_default: mcu-i2c1-pins-default { > pinctrl-single,pins = < > J721S2_WKUP_IOPAD(0x0e0, PIN_INPUT, 0) /* (F24) WKUP_GPIO0_8.MCU_I2C1_SCL */ > J721S2_WKUP_IOPAD(0x0e4, PIN_INPUT, 0) /* (H26) WKUP_GPIO0_9.MCU_I2C1_SDA */ > >; > }; > + > + mcu_rpi_header_gpio0_pins_default: mcu-rpi-header-gpio0-pins-default { > + pinctrl-single,pins = < > + J721S2_WKUP_IOPAD(0x180, PIN_INPUT, 7) /* (G25) WKUP_GPIO0_66 */ > + J721S2_WKUP_IOPAD(0x190, PIN_INPUT, 7) /* (K26) WKUP_GPIO0_49 */ > + J721S2_WKUP_IOPAD(0x0c4, PIN_INPUT, 7) /* (E24) MCU_SPI1_D0.WKUP_GPIO0_1 */ > + J721S2_WKUP_IOPAD(0x0c8, PIN_INPUT, 7) /* (C28) MCU_SPI1_D1.WKUP_GPIO0_2 */ > + J721S2_WKUP_IOPAD(0x0c0, PIN_INPUT, 7) /* (D26) MCU_SPI1_CLK.WKUP_GPIO0_0 */ > + J721S2_WKUP_IOPAD(0x0fc, PIN_INPUT, 7) /* (D25) MCU_SPI1_CS2.WKUP_GPIO0_15*/ > + J721S2_WKUP_IOPAD(0x120, PIN_INPUT, 7) /* (G27) WKUP_GPIO0_56 */ > + J721S2_WKUP_IOPAD(0x17c, PIN_INPUT, 7) /* (J26) WKUP_GPIO0_57 */ > + J721S2_WKUP_IOPAD(0x184, PIN_INPUT, 7) /* (J27) WKUP_GPIO0_67 */ > + J721S2_WKUP_IOPAD(0x0cc, PIN_INPUT, 7) /* (C27) MCU_SPI1_CS0.WKUP_GPIO0_3 */ > + >; > + }; > +}; > + > +&main_gpio0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&rpi_header_gpio0_pins_default>; > }; > > &main_gpio2 { > @@ -235,7 +288,8 @@ &main_gpio6 { > }; > > &wkup_gpio0 { > - status = "disabled"; > + pinctrl-names = "default"; > + pinctrl-0 = <&mcu_rpi_header_gpio0_pins_default>; > }; > > &wkup_gpio1 { > @@ -271,6 +325,20 @@ exp1: gpio@21 { > }; > }; > > +&main_i2c4 { > + status = "okay"; > + pinctrl-names = "default"; > + pinctrl-0 = <&main_i2c4_pins_default>; > + clock-frequency = <400000>; > +}; > + > +&mcu_i2c0 { > + status = "okay"; > + pinctrl-names = "default"; > + pinctrl-0 = <&mcu_i2c0_pins_default>; > + clock-frequency = <400000>; > +}; > + > &main_sdhci0 { > /* Unused */ > status = "disabled"; -- Regards, Vaishnav