Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp4876895rwl; Tue, 28 Mar 2023 12:38:33 -0700 (PDT) X-Google-Smtp-Source: AKy350aNAFpLGnotAJvFKFQt59qDyYaMsLKH5OqyXvo18afUz+qjmfxGn4URofmDYs8byfusC1rC X-Received: by 2002:a05:6402:1002:b0:4fc:183d:ee18 with SMTP id c2-20020a056402100200b004fc183dee18mr16681772edu.35.1680032312801; Tue, 28 Mar 2023 12:38:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680032312; cv=none; d=google.com; s=arc-20160816; b=ayA3uGMMPKtlA5SqzVrcY5dROIkWxwHirMNo6w3BjrfpD72w7x20MsUAceQeow9FL5 B0CGOyESYYJpBsP8SvHv/uudz9/1mSDX03/d5QNRryKbdUtXvyE9L088nzC2l6Oo4o/S ntHKcPAZGTqVobLeSwGPQqtBwdg/XDIQlTO9WgI0A6A6xAWVvVM/OiLkt+DcZzcywp+C v18TQjdigVXa5w5yfRZv6Ar+S1kVu2H3cT4aQl225gEe+gVISs46WGTGUTzMwKRDV1Xt ZuBW+LfGKtKHPWXJOOpxh8paGksTvFn1BI01fSSMrjfwavYOdY/MCa5KSo6dhgis4uVO /7yQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=YE2Vnaye8C509j8FwD0OaC9nnswGjGn4NUoIiKMJiP8=; b=XyUhdKFSG8hU+n4ULxB8EI8ZPH+Vp1F/LpcEzaPcAFwmUPDpvCcr/yCG8KzHNCo1oB hAPx4nclwQsxxTP6/Q0HC5v1AKIQPjbzSj+kMDL6f/IIM8CIK3t7y72o+iF1oJ5QXv1i O5Cc+n0uQEHU2/AvAOD9QFvc/j8uWXQihhlVQgFpsftiD43Hohb+s2hXiw3+F8V2QWyJ bf45F5XadMaafUNfyPRjuyz8thZ2vU69yQIrinzxR7r45DV3ah0YPgYPkekOB62S7sAl Ct5ukxNMXmOk/4VBQHE2mNgiW+H2eG3UcKLTfSA2eGrmVy0dySMSwAX0D2KG8AfR1eQQ t7Gg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@bgdev-pl.20210112.gappssmtp.com header.s=20210112 header.b=qwbUcIr3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f13-20020aa7d84d000000b00501d7ce6144si22617192eds.474.2023.03.28.12.37.12; Tue, 28 Mar 2023 12:38:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@bgdev-pl.20210112.gappssmtp.com header.s=20210112 header.b=qwbUcIr3; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229614AbjC1Tgp (ORCPT + 99 others); Tue, 28 Mar 2023 15:36:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50270 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229509AbjC1Tgo (ORCPT ); Tue, 28 Mar 2023 15:36:44 -0400 Received: from mail-wm1-x329.google.com (mail-wm1-x329.google.com [IPv6:2a00:1450:4864:20::329]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id F2823F7 for ; Tue, 28 Mar 2023 12:36:41 -0700 (PDT) Received: by mail-wm1-x329.google.com with SMTP id n19so7629218wms.0 for ; Tue, 28 Mar 2023 12:36:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=bgdev-pl.20210112.gappssmtp.com; s=20210112; t=1680032200; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=YE2Vnaye8C509j8FwD0OaC9nnswGjGn4NUoIiKMJiP8=; b=qwbUcIr3/UeX50WRU3XfNCXSmhh2PU7r4m//e/13KH10OtpNf7xJTAjOquBlrGVCnm d8Y3VRBI+44Z0VpH48v0IZ778L7gcG3j4s1nOqSyIXTvam7Te4Qfi/ur2wTRxol/NBC1 h/OHZup9DTz0iUlecgLNB9x/GnSOC9B8OhVqvC0USVGIdA/3mvLmAiW5TqhXeja8YEKZ 9kZ3ZRxGr9OMjGeOk/Qp8R93pLl6EVOhrFJmzMZ8S/cQXgvRDpiB0W9nwVJd+5DYcD/j bJrTf/oaws1AYXf6rIoGY8esmPuuNL7xvcKyZLk29V97VRGejiHefV0FwKe1YF9BnsLq 6WcA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; t=1680032200; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=YE2Vnaye8C509j8FwD0OaC9nnswGjGn4NUoIiKMJiP8=; b=SIHOCbBnji5tSkOkRdU9bAsFy9Td7qbfoXvUEgo2jMbtAxdwmi1/KB2nOcsBUDmwpz JVJbLopX9ineQSKeFaiY86d0W/8jR7+Cs7xJ0D+FvpQU7QjKW2gjLHz+ML9sTdR8r6zj dKPAFBDLbZjHzoHt5cLY+vr7ilZafcvnAoShGAe6HQAaX/28u4PpA0SJK5i4MSCsjf7i tZZlZ9p49ruvQ98zisFq5WY5X1woZ+om7ZHKbSV3zsQcz8wP+1JYHVvTpkALn/SYfLVH G+1g/UgJAMOB9XfW3RmxAeJb5OJP3/16iDb6uijyjGLoXMDLkVlghhNnSOIx6/gSt0lG 46UQ== X-Gm-Message-State: AAQBX9dMH8lYY4QF2294EcwqMnK6owfWCqjxM6mwcCWdwXrdXB9NnBz5 5Alz2gVNhkuzsiJQ0cljjQgI8w== X-Received: by 2002:a1c:7215:0:b0:3ef:d8c6:4bc0 with SMTP id n21-20020a1c7215000000b003efd8c64bc0mr9977wmc.40.1680032200501; Tue, 28 Mar 2023 12:36:40 -0700 (PDT) Received: from brgl-uxlite.home ([2a01:cb1d:334:ac00:7b39:552d:b2f1:d7e8]) by smtp.gmail.com with ESMTPSA id g23-20020a7bc4d7000000b003eb5ce1b734sm18060544wmk.7.2023.03.28.12.36.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 28 Mar 2023 12:36:40 -0700 (PDT) From: Bartosz Golaszewski To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Rob Herring , Krzysztof Kozlowski , Dmitry Baryshkov Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org, iommu@lists.linux.dev, Bartosz Golaszewski Subject: [PATCH 0/7] arm64: dts: qcom: sa8775p: add more IOMMUs Date: Tue, 28 Mar 2023 21:36:25 +0200 Message-Id: <20230328193632.226095-1-brgl@bgdev.pl> X-Mailer: git-send-email 2.37.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=0.0 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, RCVD_IN_DNSWL_NONE,SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Bartosz Golaszewski Add the GPU and PCIe IOMMUs for sa8775p platforms as well as the required GPU clock controller driver. Bartosz Golaszewski (6): dt-bindings: clock: qcom: describe the GPUCC clock for SA8775P arm64: defconfig: enable the SA8775P GPUCC driver dt-bindings: iommu: arm,smmu: enable clocks for sa8775p arm64: dts: qcom: sa8775p: add the pcie smmu node arm64: dts: qcom: sa8775p: add the GPU clock controller node arm64: dts: qcom: sa8775p: add the GPU IOMMU node Shazad Hussain (1): clk: qcom: add the GPUCC driver for sa8775p .../bindings/clock/qcom,sa8775p-gpucc.yaml | 61 ++ .../devicetree/bindings/iommu/arm,smmu.yaml | 1 - arch/arm64/boot/dts/qcom/sa8775p.dtsi | 115 ++++ arch/arm64/configs/defconfig | 1 + drivers/clk/qcom/Kconfig | 8 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/gpucc-sa8775p.c | 633 ++++++++++++++++++ .../dt-bindings/clock/qcom,sa8775p-gpucc.h | 50 ++ 8 files changed, 869 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sa8775p-gpucc.yaml create mode 100644 drivers/clk/qcom/gpucc-sa8775p.c create mode 100644 include/dt-bindings/clock/qcom,sa8775p-gpucc.h -- 2.37.2