Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp4544094rwl; Mon, 3 Apr 2023 06:32:48 -0700 (PDT) X-Google-Smtp-Source: AKy350YdXkXBQ5tz8xWu+AK4gtBYqLe7xL66DS7BovrJbPi0sj7d7kJYJfcmabiMpI5NDdlOunh/ X-Received: by 2002:a17:906:c20e:b0:920:388c:5c60 with SMTP id d14-20020a170906c20e00b00920388c5c60mr38292393ejz.41.1680528767810; Mon, 03 Apr 2023 06:32:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680528767; cv=none; d=google.com; s=arc-20160816; b=Q8h3Sbf6QHj84R6uAXlsuKkmDgJiThTJ9dvarc6p3Obcm5ziqbk6br3ze614KKstZw f5EZu/v5ttxFL8Em6jt7ya4RrWNK3Vc61VqpGMAn12vx1YjWJJ+qxu+cqkyD6wui9U8m 3vf47cRpWKoU/5tfcyYI97X9u+75xgHevsEf6RBDwcdOjTr9NzoWvmpBQb/wRzW85Wtn FfDicOwnbtrJRdfsRF6e+Nmpg3YS4nwCkJhDOLehE5OOPGCy2Me9xcCpRgFXof+tcElD qqLSqbGHKZPv+Kyc03Ve5q+hukiSslOw1DImpUu9hNADK4sAwHF8Ufvhv5H5x3KocH4O g2kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=fC2SQukrdlRH4bXEEK9Gukshi7+NUmqYTaSoVo70VIo=; b=XbbnluUawHdLXfel5Xz7SMgK/vQrBPatM+zPiEhhxMF/rlIzyXKL6+jpivEiI1sSkp 1bbEvE2igxJjxD4GzWy2BYI6YM3ZSuN11XuHrnePSFCYKRxRoHUUxEYMG/SdLZHBFOo5 i+C7Su4HNqYlIZUnbwHm8gMbvZqTJhYzQcJoPU8j9UgAqa9zu67JpEDbjcwdRHZpKL00 7yL9WmqwTeH7izZNclVhk3f3oyhULxNjpZvaHyxwrEdr1ZqWAAyZD4tls/Nk7/Hw+P23 JlX94Cj38WabJOWCAVnl+qGhM+djHQM6GCF+/NI1//TaColwoeO1WsIBc6/nf9odQo+z EJxg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=k7yAan3K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id uy16-20020a170907d11000b00948bc0d2d80si1019601ejc.1006.2023.04.03.06.32.22; Mon, 03 Apr 2023 06:32:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=k7yAan3K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232637AbjDCNbL (ORCPT + 99 others); Mon, 3 Apr 2023 09:31:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34446 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232524AbjDCNbF (ORCPT ); Mon, 3 Apr 2023 09:31:05 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [46.235.227.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 56CC3A9; Mon, 3 Apr 2023 06:31:04 -0700 (PDT) Received: from IcarusMOD.eternityproject.eu (2-237-20-237.ip236.fastwebnet.it [2.237.20.237]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: kholk11) by madras.collabora.co.uk (Postfix) with ESMTPSA id 5A7C366015A6; Mon, 3 Apr 2023 14:31:02 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1680528663; bh=M00de/+bvoV9U86ljAmvP+igaGDFeCArUsyDx0C6F+Q=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=k7yAan3K0CvLHCCUoEPCyRmus7Fc9pRo4GyMmVBdbpeb3L4kuTYptEnkefa8tgIYA P18G/pJctn9O5hRkf1aH2hIID0wvQ3md6HcHxbOdWv9JsYhUH4FDG1LNaYUQO00uuP UbU+PdeDCMA/2tVaW2V3/LdDKX3hEIE7p+5udl7gESo3osN7b6YhlOYnWAlyOwjYqK 9ubgtWCluN/hKI33Jls+JC3MqgAxbYEd05VwmCS8xP9PtfT6cq0Vvz98hwwXcl2riB I90uGqGdosWbxeKVg2V+MoAn9v3EsQ29ENkBMKY1ZL5uFKnInnBIz1JtB0gdNkrwGj eqiBI3C+bpvEw== From: AngeloGioacchino Del Regno To: thierry.reding@gmail.com Cc: u.kleine-koenig@pengutronix.de, matthias.bgg@gmail.com, weiqing.kong@mediatek.com, jitao.shi@mediatek.com, linux-pwm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, kernel@collabora.com, wenst@chromium.org, AngeloGioacchino Del Regno , =?UTF-8?q?N=C3=ADcolas=20F=20=2E=20R=20=2E=20A=20=2E=20Prado?= Subject: [PATCH RESEND 2/2] pwm: mtk-disp: Configure double buffering before reading in .get_state() Date: Mon, 3 Apr 2023 15:30:54 +0200 Message-Id: <20230403133054.319070-3-angelogioacchino.delregno@collabora.com> X-Mailer: git-send-email 2.40.0 In-Reply-To: <20230403133054.319070-1-angelogioacchino.delregno@collabora.com> References: <20230403133054.319070-1-angelogioacchino.delregno@collabora.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-0.2 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DISP_PWM controller's default behavior is to always use register double buffering: all reads/writes are then performed on shadow registers instead of working registers and this becomes an issue in case our chosen configuration in Linux is different from the default (or from the one that was pre-applied by the bootloader). An example of broken behavior is when the controller is configured to use shadow registers, but this driver wants to configure it otherwise: what happens is that the .get_state() callback is called right after registering the pwmchip and checks whether the PWM is enabled by reading the DISP_PWM_EN register; At this point, if shadow registers are enabled but their content was not committed before booting Linux, we are *not* reading the current PWM enablement status, leading to the kernel knowing that the hardware is actually enabled when, in reality, it's not. The aforementioned issue emerged since this driver was fixed with commit 0b5ef3429d8f ("pwm: mtk-disp: Fix the parameters calculated by the enabled flag of disp_pwm") making it to read the enablement status from the right register. Configure the controller in the .get_state() callback to avoid this desync issue and get the backlight properly working again. Fixes: 3f2b16734914 ("pwm: mtk-disp: Implement atomic API .get_state()") Signed-off-by: AngeloGioacchino Del Regno Reviewed-by: NĂ­colas F. R. A. Prado Tested-by: NĂ­colas F. R. A. Prado --- drivers/pwm/pwm-mtk-disp.c | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/drivers/pwm/pwm-mtk-disp.c b/drivers/pwm/pwm-mtk-disp.c index 82b430d881a2..fe9593f968ee 100644 --- a/drivers/pwm/pwm-mtk-disp.c +++ b/drivers/pwm/pwm-mtk-disp.c @@ -196,6 +196,16 @@ static int mtk_disp_pwm_get_state(struct pwm_chip *chip, return err; } + /* + * Apply DISP_PWM_DEBUG settings to choose whether to enable or disable + * registers double buffer and manual commit to working register before + * performing any read/write operation + */ + if (mdp->data->bls_debug) + mtk_disp_pwm_update_bits(mdp, mdp->data->bls_debug, + mdp->data->bls_debug_mask, + mdp->data->bls_debug_mask); + rate = clk_get_rate(mdp->clk_main); con0 = readl(mdp->base + mdp->data->con0); con1 = readl(mdp->base + mdp->data->con1); -- 2.39.0