Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
From:   Bjorn Andersson <andersson@kernel.org>
To:     krzysztof.kozlowski+dt@linaro.org, kw@linux.com,
        Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
        lpieralisi@kernel.org, robh@kernel.org
Cc:     linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
        quic_srichara@quicinc.com, linux-kernel@vger.kernel.org,
        linux-pci@vger.kernel.org, konrad.dybcio@linaro.org
Subject: Re: (subset) [PATCH v5 00/19] Qcom PCIe cleanups and improvements
Date:   Tue,  4 Apr 2023 21:09:03 -0700
Message-Id: <168066774422.443656.18294133309436698061.b4-ty@kernel.org>
In-Reply-To: <20230316081117.14288-1-manivannan.sadhasivam@linaro.org>
References: <20230316081117.14288-1-manivannan.sadhasivam@linaro.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 8bit
Precedence: bulk

On Thu, 16 Mar 2023 13:40:58 +0530, Manivannan Sadhasivam wrote:
> This series brings in several code cleanups and improvements to the
> Qualcomm PCIe controller drivers (RC and EP). The cleanup part mostly
> cleans up the bitfield definitions and transitions to bulk APIs for clocks,
> and resets. The improvement part adds the debugfs entries to track link
> transition counts in RC driver.
> 
> Testing
> -------
> 
> [...]

Applied, thanks!

[16/19] arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes
        commit: b8e0ed06d1a569694c8976c3563bbd0aae728e1d
[17/19] arm64: dts: qcom: sm8250: Add "mhi" region to the PCIe nodes
        commit: 89210342406b91954c514d171baeabb91f85f0a5
[18/19] arm64: dts: qcom: sc8280xp: Add "mhi" region to the PCIe nodes
        commit: de7d3d2f9ddef9a3305decccdd3b95b09fd2bd46

Best regards,
-- 
Bjorn Andersson <andersson@kernel.org>