Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp73692rwl; Thu, 6 Apr 2023 13:24:50 -0700 (PDT) X-Google-Smtp-Source: AKy350bW59wKPw+U4ih7i0SL+gHBD/yY0mGG4TcKLBVEqwLcBMT62vECUzR5FwrHqttWkRTOleFV X-Received: by 2002:a17:906:dac3:b0:930:ff11:a85d with SMTP id xi3-20020a170906dac300b00930ff11a85dmr99885ejb.46.1680812690143; Thu, 06 Apr 2023 13:24:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680812690; cv=none; d=google.com; s=arc-20160816; b=BLMyHvq+gigia0n2+gJvfns8zlJYXtrs5nytM1Repb6L15KhHliALhtyo/XqwozgAW S2pi3LAKj34QNDPLbiig33nhjm5nfHLzS0Qyxg3mzRF67JeYxlkvku0OZGjTgXvYIlBD 2xA8PlTcJUtOvJcQ+xRddetozU+vLYrXGE/Sur+vczd047J9VYJDWUQvcB0hXb1r098j GmXtHOIkmnlu8e3C2jKU7nY+K8uwYyQzb2azt8Nn7QdZbvbhSw+2da12bZqVvS4iQwS1 WAenf2MChY4+8ZU2oIzuAeNNZ3lab1IcyqVahAFTzGZzdiOICsyo2N+f8aqeg9o7Ah8h 06Zw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=DNBDbVD2/gNo32tZbkrEg9YQNZHQY3Zqfe1VXB+BF/I=; b=iTXv/eEXMwHDggsT5nc6aETU+Koo3V8sA29hBtLfvHDOPNNj9Dj2Phzx4mHyUQrBjb 4/ISwHa1p06kpOaD+N89+8/4FoLRvxteelyK6KF3nU9vLFtRZmAv2nvFPB2+x1/wG/L0 /yFfoo/wjgTSp5mohEYvrAigaZHW6/KDmeoooFsl+V8eJcYy0yOjKWlpSSs8QILoXJcQ 7YK68m3ksLIprauGz99wTph3ZGyc5fbaIPKCXLeTvJwdeMUtV+dmc2MsO43CO0IYQVyG yaT8ANC/hqd39Te1VWyYYqc9kJVqug9cdwLuuJND4cNUTmiDvH1SBHIMME0FC/MPKRu8 G/gQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=MYUk4ZHy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mj23-20020a170906af9700b0093dd2150283si1409323ejb.715.2023.04.06.13.24.10; Thu, 06 Apr 2023 13:24:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=MYUk4ZHy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S239320AbjDFUVm (ORCPT + 99 others); Thu, 6 Apr 2023 16:21:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55330 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S239013AbjDFUVF (ORCPT ); Thu, 6 Apr 2023 16:21:05 -0400 Received: from mga07.intel.com (mga07.intel.com [134.134.136.100]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1BB9C83F2 for ; Thu, 6 Apr 2023 13:21:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1680812464; x=1712348464; h=from:to:cc:subject:date:message-id:in-reply-to: references; bh=1GwN8Z6Tl0O9JXGbYpwm3LTEhQCLgFtn0AiDdW1pPe8=; b=MYUk4ZHy74oYIByA1n/aIiKfkNDQfhdZ5uu8R5hUe+/f4txgtTSad8I7 9hoBxARjEo118Hic9IfmUn8EBEbkIX1iVa6Yfa+IqKOFsAotcW8p/kcR2 SuEZwvXhe4SVrRAQtRZ4ialKP/c1ccRjRRUT0ZgYFNkG9fw/8tgGFY/xN MZypUaHugFTAWC0T9nOZozAcs4c7ivejg3/gQFgLuqom3T5DR20/Biy2L /+2KgM60TIKdyIN/qLVlS1UEpoqR21jWpF3VSsPkPKtKnlYvZoub8oEZm bOpTk4ZKTB5DN49TrxGfJ+1i/OZuHSdM9LI4O72Qu5pSxOeiutixbhWvl w==; X-IronPort-AV: E=McAfee;i="6600,9927,10672"; a="407957815" X-IronPort-AV: E=Sophos;i="5.98,323,1673942400"; d="scan'208";a="407957815" Received: from orsmga005.jf.intel.com ([10.7.209.41]) by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 06 Apr 2023 13:21:02 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10672"; a="861529906" X-IronPort-AV: E=Sophos;i="5.98,323,1673942400"; d="scan'208";a="861529906" Received: from ranerica-svr.sc.intel.com ([172.25.110.23]) by orsmga005.jf.intel.com with ESMTP; 06 Apr 2023 13:21:02 -0700 From: Ricardo Neri To: "Peter Zijlstra (Intel)" , Juri Lelli , Vincent Guittot Cc: Ricardo Neri , "Ravi V. Shankar" , Ben Segall , Daniel Bristot de Oliveira , Dietmar Eggemann , Len Brown , Mel Gorman , "Rafael J. Wysocki" , Srinivas Pandruvada , Steven Rostedt , Tim Chen , Valentin Schneider , Ionela Voinescu , x86@kernel.org, linux-kernel@vger.kernel.org, Ricardo Neri , "Tim C . Chen" Subject: [PATCH v4 11/12] x86/sched/itmt: Give all SMT siblings of a core the same priority Date: Thu, 6 Apr 2023 13:31:47 -0700 Message-Id: <20230406203148.19182-12-ricardo.neri-calderon@linux.intel.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230406203148.19182-1-ricardo.neri-calderon@linux.intel.com> References: <20230406203148.19182-1-ricardo.neri-calderon@linux.intel.com> X-Spam-Status: No, score=-2.4 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,RCVD_IN_MSPIKE_H2, SPF_HELO_NONE,SPF_NONE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X86 does not have the SD_ASYM_PACKING flag in the SMT domain. The scheduler knows how to handle SMT and non-SMT cores of different priority. There is no reason for SMT siblings of a core to have different priorities. Cc: Ben Segall Cc: Daniel Bristot de Oliveira Cc: Dietmar Eggemann Cc: Ionela Voinescu Cc: Len Brown Cc: Mel Gorman Cc: Rafael J. Wysocki Cc: Srinivas Pandruvada Cc: Steven Rostedt Cc: Tim C. Chen Cc: Valentin Schneider Cc: x86@kernel.org Cc: linux-kernel@vger.kernel.org Tested-by: Zhang Rui Reviewed-by: Len Brown Signed-off-by: Ricardo Neri --- Changes since v3: * None Changes since v2: * None Changes since v1: * Reworded commit message for clarity. --- arch/x86/kernel/itmt.c | 23 +++++------------------ 1 file changed, 5 insertions(+), 18 deletions(-) diff --git a/arch/x86/kernel/itmt.c b/arch/x86/kernel/itmt.c index 670eb08b972a..ee4fe8cdb857 100644 --- a/arch/x86/kernel/itmt.c +++ b/arch/x86/kernel/itmt.c @@ -165,32 +165,19 @@ int arch_asym_cpu_priority(int cpu) /** * sched_set_itmt_core_prio() - Set CPU priority based on ITMT - * @prio: Priority of cpu core - * @core_cpu: The cpu number associated with the core + * @prio: Priority of @cpu + * @cpu: The CPU number * * The pstate driver will find out the max boost frequency * and call this function to set a priority proportional - * to the max boost frequency. CPU with higher boost + * to the max boost frequency. CPUs with higher boost * frequency will receive higher priority. * * No need to rebuild sched domain after updating * the CPU priorities. The sched domains have no * dependency on CPU priorities. */ -void sched_set_itmt_core_prio(int prio, int core_cpu) +void sched_set_itmt_core_prio(int prio, int cpu) { - int cpu, i = 1; - - for_each_cpu(cpu, topology_sibling_cpumask(core_cpu)) { - int smt_prio; - - /* - * Ensure that the siblings are moved to the end - * of the priority chain and only used when - * all other high priority cpus are out of capacity. - */ - smt_prio = prio * smp_num_siblings / (i * i); - per_cpu(sched_core_priority, cpu) = smt_prio; - i++; - } + per_cpu(sched_core_priority, cpu) = prio; } -- 2.25.1