Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp1173064rwl; Fri, 7 Apr 2023 11:02:47 -0700 (PDT) X-Google-Smtp-Source: AKy350bBogqLY+cjpZMp7eEgAFvW4eF0lyW0I2bno68h+ocfoyEfNIVa7FqlneQ8xF2DB9BZWzue X-Received: by 2002:a17:906:6d58:b0:948:1d56:c81d with SMTP id a24-20020a1709066d5800b009481d56c81dmr343771ejt.11.1680890567334; Fri, 07 Apr 2023 11:02:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1680890567; cv=none; d=google.com; s=arc-20160816; b=v+xisIWYsur0y0LnIg5NW5ZxyRPo+Ax6ZFRFzP4kVyMP5+tvlRmx6/k+TbKJlzlX6N A1y+3qF1svCDGDzbet3q+Ov6hz9dxHjFpdeXfmXIo9OV8nHHVkZmaXTlbiYVKb25sloO wBVxMYeeI4y4WCjv8FoRUFTxaSGqaofjeHYLY7uL3m1wxBDjCKthu01V8PBxY8xgoAPH 4dUQ3G/oAC06qG8aPnSgHYtsgxfZuIrzVwPjWpMzExq0NcaRZkjmFz4RSin751QOOgHW h3LArpQ6yl8/L82c9prqPsQ7MMVnLcmbMbQLmLomTAHh2hWO92dN+2dogzakru6f03ZH Majg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=Zdao0+HOn3jPe+g93hiKBC7dMwOeGzQ80E9Br1umr78=; b=sd45vXsxile9VN3TNmlFL83J/kK7WDskxYZUpdW0ONo4XKJwHvOqBm8O9rkszMjfwp pEnVEZugeOO+ne4znZRuy5WSLLeoko9lKxsIix63PubWXbbA7641yuuyJEyNwqlo0eqG TGq82U0fi5kWIye0Dirg8++l3RoLjy+5lDUqja3wjyquYM0QDfNgXDRXuqJSBzKHVU/9 8eKtScOUgWs/tdvdb6rFItziAEbMH7zfFECica3SuzrMh1vwQd2IgUZ8W7kKZEQvdCoN 7mLpwUni/xfPFfJArHz+tIuoJeUxmJQrr1qZ6YByItyjcUgvec7yj3sU94lBQ0pN5f4l Selw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=lXuOFUgb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id ne30-20020a1709077b9e00b0093306604e69si2103325ejc.119.2023.04.07.11.02.15; Fri, 07 Apr 2023 11:02:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=lXuOFUgb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231414AbjDGSB6 (ORCPT + 99 others); Fri, 7 Apr 2023 14:01:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43092 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231210AbjDGSBx (ORCPT ); Fri, 7 Apr 2023 14:01:53 -0400 Received: from mga14.intel.com (mga14.intel.com [192.55.52.115]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BB75FBB97; Fri, 7 Apr 2023 11:01:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1680890512; x=1712426512; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=XPLAtKzAfcKSPyY+GyxcvvkfUGKFQVLUMA8YHZypMgs=; b=lXuOFUgbM2AUFGXLSQgySz+hODXKXaPtPmLzR4zX3cEmKlrb2BEcK8rA YR1Bgm71+b1wTdC4UUQmlq+aySMtbit5LGsgEMrp/dd/0UoEVUXNfY1SC Ia4G9Hqbe2MDTFVNS6UIwIu+HvVKUGnYSUJw5QICFToNsjabHJUfS3xHx BIv6YKQlh2KMaQaKo1TDn+mCkk3CaEd+GhBnUw7UdWTcV7w+344amId0H qZ8mn3hS/2oJC0eT1y3v7ODRIS8lDPbnOy99pNzuvpC9kBbW+dWj0VO3Q MtGhC52mUKaAZDM8BMYJWCOCtCRS7i33Q8iNtUAFVA/Xkj9RNA5dyu9Ma g==; X-IronPort-AV: E=McAfee;i="6600,9927,10673"; a="343046465" X-IronPort-AV: E=Sophos;i="5.98,327,1673942400"; d="scan'208";a="343046465" Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Apr 2023 11:01:50 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10673"; a="776910032" X-IronPort-AV: E=Sophos;i="5.98,327,1673942400"; d="scan'208";a="776910032" Received: from srinivas-otcpl-7600.jf.intel.com (HELO jacob-builder.jf.intel.com) ([10.54.39.106]) by FMSMGA003.fm.intel.com with ESMTP; 07 Apr 2023 11:01:48 -0700 From: Jacob Pan To: LKML , iommu@lists.linux.dev, "Robin Murphy" , Jason Gunthorpe , "Lu Baolu" , Joerg Roedel , dmaengine@vger.kernel.org, vkoul@kernel.org Cc: "Will Deacon" , David Woodhouse , Raj Ashok , "Tian, Kevin" , Yi Liu , "Yu, Fenghua" , Dave Jiang , Tony Luck , "Zanussi, Tom" , Jacob Pan Subject: [PATCH v4 0/7] Re-enable IDXD kernel workqueue under DMA API Date: Fri, 7 Apr 2023 11:05:47 -0700 Message-Id: <20230407180554.2784285-1-jacob.jun.pan@linux.intel.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=0.6 required=5.0 tests=AC_FROM_MANY_DOTS, DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_NONE,SPF_NONE autolearn=no autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, IDXD kernel work queues were disabled due to the flawed use of kernel VA and SVA API. Link: https://lore.kernel.org/linux-iommu/20210511194726.GP1002214@nvidia.com/ The solution is to enable it under DMA API where IDXD shared workqueue users can use ENQCMDS to submit work on buffers mapped by DMA API. This patchset adds support for attaching PASID to the device's default domain and the ability to reserve global PASIDs from SVA APIs. We can then re-enable the kernel work queues and use them under DMA API. This depends on the IOASID removal series. https://lore.kernel.org/all/ZCaUBJvUMsJyD7EW@8bytes.org/ Thanks, Jacob --- Changelog: v4: - move dummy functions outside ifdef CONFIG_IOMMU_SVA (Baolu) - dropped domain type check while disabling idxd system PASID (Baolu) v3: - moved global PASID allocation API from SVA to IOMMU (Kevin) - remove #ifdef around global PASID reservation during boot (Baolu) - remove restriction on PASID 0 allocation (Baolu) - fix a bug in sysfs domain change when attaching devices - clear idxd user interrupt enable bit after disabling device( Fenghua) v2: - refactored device PASID attach domain ops based on Baolu's early patch - addressed TLB flush gap - explicitly reserve RID_PASID from SVA PASID number space - get dma domain directly, avoid checking domain types Jacob Pan (7): iommu/vt-d: Use non-privileged mode for all PASIDs iommu/vt-d: Remove PASID supervisor request support iommu: Support allocation of global PASIDs outside SVA iommu/vt-d: Reserve RID_PASID from global PASID space iommu/vt-d: Make device pasid attachment explicit iommu/vt-d: Implement set_dev_pasid domain op dmaengine/idxd: Re-enable kernel workqueue under DMA API drivers/dma/idxd/device.c | 30 +----- drivers/dma/idxd/init.c | 60 +++++++++++- drivers/dma/idxd/sysfs.c | 7 -- drivers/iommu/intel/iommu.c | 180 +++++++++++++++++++++++++++++------- drivers/iommu/intel/iommu.h | 8 ++ drivers/iommu/intel/pasid.c | 43 --------- drivers/iommu/intel/pasid.h | 7 -- drivers/iommu/iommu-sva.c | 10 +- drivers/iommu/iommu.c | 33 +++++++ include/linux/iommu.h | 11 +++ 10 files changed, 262 insertions(+), 127 deletions(-) -- 2.25.1