Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Date:   Mon, 10 Apr 2023 22:47:10 +0200
From:   Borislav Petkov <bp@alien8.de>
To:     Yazen Ghannam <yazen.ghannam@amd.com>
Cc:     linux-edac@vger.kernel.org, linux-kernel@vger.kernel.org,
        avadhut.naik@amd.com
Subject: Re: [PATCH] EDAC/mce_amd: Decode Cache Level "L0" Error Code
Message-ID: <20230410204710.GBZDR1ziKdqr4ihJZh@fat_crate.local>
References: <20230410203357.17704-1-yazen.ghannam@amd.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <20230410203357.17704-1-yazen.ghannam@amd.com>
Precedence: bulk

On Mon, Apr 10, 2023 at 03:33:57PM -0500, Yazen Ghannam wrote:
> The "L0" cache level is listed as "reserved" in legacy documentation.
> This has now been defined as "Core" in current documentation for
> Zen-based systems.
> 
> Update the cache level strings to include this new definition.
> 
> Signed-off-by: Yazen Ghannam <yazen.ghannam@amd.com>
> ---
>  drivers/edac/mce_amd.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/edac/mce_amd.c b/drivers/edac/mce_amd.c
> index cc5c63feb26a..1d1b9da3b9bd 100644
> --- a/drivers/edac/mce_amd.c
> +++ b/drivers/edac/mce_amd.c
> @@ -37,7 +37,7 @@ EXPORT_SYMBOL_GPL(amd_unregister_ecc_decoder);
>  static const char * const tt_msgs[] = { "INSN", "DATA", "GEN", "RESV" };
>  
>  /* cache level */
> -static const char * const ll_msgs[] = { "RESV", "L1", "L2", "L3/GEN" };
> +static const char * const ll_msgs[] = { "CORE", "L1", "L2", "L3/GEN" };

Still used on legacy machines. I thought we agreed we'll move all the
decoding to luserspace, for newer Zens...

-- 
Regards/Gruss,
    Boris.

https://people.kernel.org/tglx/notes-about-netiquette