Received: by 2002:a05:6358:11c7:b0:104:8066:f915 with SMTP id i7csp896446rwl; Wed, 12 Apr 2023 05:48:11 -0700 (PDT) X-Google-Smtp-Source: AKy350Z4kyd6PjIa6M6bwDA+8pjC6SpSrIX63KElzExHQPVr0qEGIcztdd64Fblw+0k/oue+/mul X-Received: by 2002:aa7:d54a:0:b0:505:54d:8815 with SMTP id u10-20020aa7d54a000000b00505054d8815mr1507585edr.4.1681303690932; Wed, 12 Apr 2023 05:48:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681303690; cv=none; d=google.com; s=arc-20160816; b=CMxt15H+EOZzGzqfRfJeHctSrro+YJSe6S1WGLRz/jcfg+nOGEnYq4nIe2JUt1wEE8 Nne2kGZl+ehZg7AELGwd+kxwSOzsg46tNYYnW/Wu1mrnzXGLp0CWwaFRfmo0AXFxbudM CJe3j131j0MGU8+8316hTI3frzWm3OPxXlciwZcjU8CyunkoVqxhX3GclVp0r5K0X1Ix rIm/sOM59BYh1lQU9NxH3CXN5yOC5aJnCUgIni+nlcqARFwL2m1Sj3ha/926Hhrf5lg7 UkFsCy39oBr2PnSCA7tj3FM9SgZT6/UpI/Sr87nSOfu2UAXKwhT6OkiSBtnVQSSyROCd aKZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :references:cc:to:content-language:subject:user-agent:mime-version :date:message-id; bh=JppZQvESH8K+LWsHXJhSa7eGcd0SpT7zpbZdG/c4D60=; b=F9vo+jI9Iw4SyOeKgPspoJiBvDq6XuCAm0dBuWM70teXYbaOFlZXS77o/HzsgloxnM jNboIBMo1BVP7jQJE31niycjNrsnOXXOuvK4NZOmTXgo6BeuyUORVlLBVQJT3Sg6AF/5 arFUtWH99Ok5JygBOvGRL8Oi8NyuJ5pcquvZkwJfmxrIBrY1TOD530lDWsMaOrhgqT7c SJlcU06aujewVYYrUQUluPd/ifn/NyAqB7p6PqZdoYTfoAFzU9AHcdSuFnRvyDBvTPUC bCg8MFHvqtB/FLkDgzeBnbdk079JALAUtFHM7n7sJ39xCWs8Yk8zoIQQ/wqkOT6BEaKp R62A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id j20-20020a50ed14000000b005048af607ecsi5448983eds.608.2023.04.12.05.47.46; Wed, 12 Apr 2023 05:48:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231520AbjDLMnq (ORCPT + 99 others); Wed, 12 Apr 2023 08:43:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231710AbjDLMnc (ORCPT ); Wed, 12 Apr 2023 08:43:32 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 612869EC9; Wed, 12 Apr 2023 05:42:56 -0700 (PDT) Received: from EXMBX165.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX165", Issuer "EXMBX165" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 4A87424E01A; Wed, 12 Apr 2023 20:42:37 +0800 (CST) Received: from EXMBX162.cuchost.com (172.16.6.72) by EXMBX165.cuchost.com (172.16.6.75) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 12 Apr 2023 20:42:37 +0800 Received: from [192.168.125.82] (113.72.145.176) by EXMBX162.cuchost.com (172.16.6.72) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Wed, 12 Apr 2023 20:42:36 +0800 Message-ID: Date: Wed, 12 Apr 2023 20:42:34 +0800 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.9.0 Subject: Re: [PATCH v4 1/3] dt-bindings: phy: Add starfive,jh7110-dphy-rx Content-Language: en-US To: Krzysztof Kozlowski , Vinod Koul , Kishon Vijay Abraham I , Rob Herring , Krzysztof Kozlowski , Emil Renner Berthing , Conor Dooley , Paul Walmsley , Palmer Dabbelt , Albert Ou , Philipp Zabel CC: Jack Zhu , , , , References: <20230412084540.295411-1-changhuang.liang@starfivetech.com> <20230412084540.295411-2-changhuang.liang@starfivetech.com> <8dd0dc63-e0df-8764-f756-da032d9d671c@linaro.org> From: Changhuang Liang In-Reply-To: <8dd0dc63-e0df-8764-f756-da032d9d671c@linaro.org> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 7bit X-Originating-IP: [113.72.145.176] X-ClientProxiedBy: EXCAS066.cuchost.com (172.16.6.26) To EXMBX162.cuchost.com (172.16.6.72) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-3.0 required=5.0 tests=BAYES_00,NICE_REPLY_A, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2023/4/12 19:34, Krzysztof Kozlowski wrote: > On 12/04/2023 10:45, Changhuang Liang wrote: >> StarFive SoCs like the jh7110 use a MIPI D-PHY RX controller based on >> a M31 IP. Add a binding for it. > > So this is D-PHY? Or the other patch is D-PHY? The naming is quite > confusing and your commit msgs are not helping here. > > Also the power domain phandle here adds to the confusion. > Yes, this is DPHY, DPHY has rx and tx, and last version we are discussing that use power domain replace syscon: https://lore.kernel.org/all/5dc4ddc2-9d15-ebb2-38bc-8a544ca67e0d@starfivetech.com/ >> >> Signed-off-by: Changhuang Liang >> --- >> .../bindings/phy/starfive,jh7110-dphy-rx.yaml | 85 +++++++++++++++++++ >> 1 file changed, 85 insertions(+) >> create mode 100644 Documentation/devicetree/bindings/phy/starfive,jh7110-dphy-rx.yaml >> [...] >> + >> + power-domains: >> + maxItems: 1 >> + >> + lane_maps: > > Why did this appear? Underscores are not allowed. It looks like you > re-implement some standard property. > Will change to lane-maps. Yes, according to Vinod advice, lane mapping table use device tree to parse makes sense. >> + $ref: /schemas/types.yaml#/definitions/uint8-array >> + description: >> + D-PHY rx controller physical lanes and logic lanes mapping table. >> + items: >> + - description: logic lane index point to physical lane clock lane 0 >> + - description: logic lane index point to physical lane data lane 0 >> + - description: logic lane index point to physical lane data lane 1 >> + - description: logic lane index point to physical lane data lane 2 >> + - description: logic lane index point to physical lane data lane 3 >> + - description: logic lane index point to physical lane clock lane 1 >> + > > > Best regards, > Krzysztof >