Received: by 2002:a05:6358:53a8:b0:117:f937:c515 with SMTP id z40csp3589257rwe; Sun, 16 Apr 2023 23:52:17 -0700 (PDT) X-Google-Smtp-Source: AKy350ZH0D2ld8ddZRq+w7IG0oWL/yjwgfYsTuY8a1ilLBv1iNDdhHtzu3buBFGv79sn97O9EM1B X-Received: by 2002:a17:90a:b78e:b0:247:1ce1:a2ef with SMTP id m14-20020a17090ab78e00b002471ce1a2efmr15727027pjr.5.1681714337424; Sun, 16 Apr 2023 23:52:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681714337; cv=none; d=google.com; s=arc-20160816; b=No5wsC+9FclqPznLkOZxkPV2M7vuDGcpQlU3IeB6+WdYPp7B807zePsZSipoTAOkfU j981pbMLO8TCIgx/PbKxP323/OvzeSnGJ4pOFeHSW3imdMG3hzeQsVDkU2t6jqZt7v2s 1VPAIFxIRK/zEtMFwPZ8UVR7M3S4GGvbAQ15bPWuv1WHizJX9drrDR8PQ/EJN0GNk4WS BqND7BVSsvbk2iFV/brhZJW6lXD0p+PC4Rvr3YAuRkXTWmIJbtq5AgfK+02tg6GF4/uK iTHMywIftMHBzRF2iDuJI75vp9RBShQCnMgv/HqL/AoDkJAxpjR3ptrTm60ri/kmuU+O f03g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from; bh=6hC6AiiUBQuwIjhbkVv3YcBZC2NCmvWUMn9vRrdG0Ls=; b=xU3515ejt5/2hvd6BgHmKn/qKMD+UPwBGOA/KtHIGxM7a4/23Ye4FW31J/r7bZM0Fl MSsxe/xjIy+QdvWDcwiMICDSxfvDf26TAPIQ6N7LtCNFNgOJjtlfQg/ezU1TC9EQb/jl 6cnM9BfmvkpxpP5AA87j8b9e/trr5C53WTmFGrL2T5HJxOTgXG7ZnM9lak29DZAeSc7L /UXHBRkiGkpq1M42j2DrcvIGiIycHWuKb67VkcaSBavN44xuZ8makHcnkY77OoBDN0pu X9Vzjn2hjiqZzMpKe1nA/F/6uUpvXP67AlSxQ+y9VEGQZfilqtlr/VkCVpyObWCWl4cq q1LQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id a5-20020a170902900500b001a23bf7a7b9si8840828plp.501.2023.04.16.23.52.04; Sun, 16 Apr 2023 23:52:17 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230272AbjDQGvk (ORCPT + 99 others); Mon, 17 Apr 2023 02:51:40 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44394 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230257AbjDQGve (ORCPT ); Mon, 17 Apr 2023 02:51:34 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id AD3C51BB; Sun, 16 Apr 2023 23:50:44 -0700 (PDT) Received: from droid06.amlogic.com (10.18.11.248) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Mon, 17 Apr 2023 14:52:00 +0800 From: Yu Tu To: , , , , , Rob Herring , "Neil Armstrong" , Jerome Brunet , Kevin Hilman , Michael Turquette , Stephen Boyd , "Krzysztof Kozlowski" , Martin Blumenstingl CC: , , Yu Tu Subject: [PATCH V7 0/4] Add S4 SoC PLL and Peripheral clock controller Date: Mon, 17 Apr 2023 14:50:01 +0800 Message-ID: <20230417065005.24967-1-yu.tu@amlogic.com> X-Mailer: git-send-email 2.33.1 MIME-Version: 1.0 Content-Transfer-Encoding: 7BIT Content-Type: text/plain; charset=US-ASCII X-Originating-IP: [10.18.11.248] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 1. Add S4 SoC PLL and Peripheral clock controller dt-bindings. 2. Add PLL and Peripheral clock controller driver for S4 SOC. Yu Tu (4): dt-bindings: clock: document Amlogic S4 SoC PLL clock controller dt-bindings: clock: document Amlogic S4 SoC peripherals clock controller clk: meson: S4: add support for Amlogic S4 SoC PLL clock driver clk: meson: s4: add support for Amlogic S4 SoC peripheral clock controller V6 -> V7: Change send patch series as well change format and clock flags suggested by Jerome. Change dt-bindings suggested by Krzysztof. V5 -> V6: Change send patch series, as well change format and clock flags. V4 -> V5: change format and clock flags and adjust the patch series as suggested by Jerome. V3 -> V4: change format and clock flags. V2 -> V3: Use two clock controller. V1 -> V2: Change format as discussed in the email. Link:https://lore.kernel.org/all/20230116074214.2326-1-yu.tu@amlogic.com/ .../clock/amlogic,s4-peripherals-clkc.yaml | 97 + .../bindings/clock/amlogic,s4-pll-clkc.yaml | 50 + MAINTAINERS | 1 + drivers/clk/meson/Kconfig | 25 + drivers/clk/meson/Makefile | 2 + drivers/clk/meson/s4-peripherals.c | 3814 +++++++++++++++++ drivers/clk/meson/s4-peripherals.h | 217 + drivers/clk/meson/s4-pll.c | 902 ++++ drivers/clk/meson/s4-pll.h | 87 + .../clock/amlogic,s4-peripherals-clkc.h | 131 + .../dt-bindings/clock/amlogic,s4-pll-clkc.h | 30 + 11 files changed, 5356 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-peripherals-clkc.yaml create mode 100644 Documentation/devicetree/bindings/clock/amlogic,s4-pll-clkc.yaml create mode 100644 drivers/clk/meson/s4-peripherals.c create mode 100644 drivers/clk/meson/s4-peripherals.h create mode 100644 drivers/clk/meson/s4-pll.c create mode 100644 drivers/clk/meson/s4-pll.h create mode 100644 include/dt-bindings/clock/amlogic,s4-peripherals-clkc.h create mode 100644 include/dt-bindings/clock/amlogic,s4-pll-clkc.h base-commit: 5883d6b83cb0c84c8bc86bd1ff937ea313eb7325 -- 2.33.1