Received: by 2002:a05:6358:53a8:b0:117:f937:c515 with SMTP id z40csp3666045rwe; Mon, 17 Apr 2023 01:24:10 -0700 (PDT) X-Google-Smtp-Source: AKy350a6iKZ6CmAX9FTovZNsZXa2LJ7aGy8y94kgeS5rIJuiY6tAJqgzaFdh240ilk3LTCSU66av X-Received: by 2002:a17:902:d4cd:b0:1a2:8770:bb17 with SMTP id o13-20020a170902d4cd00b001a28770bb17mr15106377plg.9.1681719850234; Mon, 17 Apr 2023 01:24:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1681719850; cv=none; d=google.com; s=arc-20160816; b=F7PiJPOi9RrXUrmU7fXU97gvoNrGqpGBrwV+7YEOuEKOvtP4rl9TsbCpZD1lKuIsNE pVfjPSsZbDOZY4hSy2iix+xwpWpsj5R0956pcwgQooqXQCzPrqZPxOlnfyTbC9/HJNk0 iDofPAqrR2Xg21R3jMAMjHFq1HGBCi2J/1fLU/ibPlnWDpN2q/q3E+tUZWz1Z/U9w4kK +VwST6ni01CDUv6+6zNCvttg8pZaJ0N+3X1w5cY8GaYKkbbsWl+xucCup3Fy9oSss5fP sBTlNq6ranDzoeMWTp4Tgx24ho3VE9gfPVrJhTMrz9KlhHEFwt8d97ytoy5BkMK4C0Ws CZCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=2z3lDab7wSaYmLD4EKf2LqwTGMMqhl1sykbi65azdkQ=; b=OV+TYkykE/BDM1dUtZ+vm/vLyYjw5Ws52q3p1918xDq8cexS4rA9n/APkFwKh7usik dLpsAI+bJIMrxsQzNM0kfIKeXGktTq70G2zHswsSfiR6i3IvrDuB2L9KuxvEna+9vgjB Pk6y7l52lYGaCYTctgkwns/Ai87qMU3Z/f0qcnMmDl8gOXgm+ikGOvcWjEIhBfaLrdCf N2moxlZ1SlLQ8CYfWaU650UnaQF2BE/YC7GM30QWUCx/6p4/YLO8GT8OKOd6avdGbG4l X2J/hVbwEKrMiwTYDxteBPwaDHymqgBRU7pf01nxT+8l6fL2GpgZjYSsZAYQy84Hz8oT WB6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=iCN7pP+K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h10-20020a63df4a000000b0050b3083b64fsi11277044pgj.429.2023.04.17.01.23.59; Mon, 17 Apr 2023 01:24:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=iCN7pP+K; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230447AbjDQIWj (ORCPT + 99 others); Mon, 17 Apr 2023 04:22:39 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38784 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229940AbjDQIW0 (ORCPT ); Mon, 17 Apr 2023 04:22:26 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A8B1626B2; Mon, 17 Apr 2023 01:22:25 -0700 (PDT) Received: from pps.filterd (m0279864.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 33H8E0pc025933; Mon, 17 Apr 2023 08:22:22 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=2z3lDab7wSaYmLD4EKf2LqwTGMMqhl1sykbi65azdkQ=; b=iCN7pP+KlVp/nx90F+nsRgJT+8//G1uScza1/s/G72CstVXFCP69oESeb8TFf7A05+87 oAWJD0rHdiQJH5LpcI3FR846jCi2fviX3lPlpa36Qq6N3JoMx/MyaAcOF6oEraELCbhe QMy0UWOza0COC+Zbv8L2ktYg33PfSEXEFFPEiqAkJl6npHaqqZuZ+OLsqPYz5EYH2DGl GDpRcYjNEp9sYFQjJGETdZLsZQboz9Sk7caCJDBe5/SBx9zWavS05T/0aTTG7DrZMNW0 RUS+B/JdV/Ev0Yw7ldVwiERh02c29AQiUepMpgpYA/3BgdAdq87lOT5CC2cVN5v/IPQc 9Q== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3pyn3tjv9d-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 17 Apr 2023 08:22:22 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 33H8MM8x024127 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 17 Apr 2023 08:22:22 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Mon, 17 Apr 2023 01:22:17 -0700 From: Taniya Das To: Stephen Boyd , Rob Herring , "Bjorn Andersson" , Andy Gross , "Krzysztof Kozlowski" CC: , , , , , , , Taniya Das Subject: [PATCH V2 0/3] Add video clock controller driver for SM8450 Date: Mon, 17 Apr 2023 13:51:24 +0530 Message-ID: <20230417082127.11681-1-quic_tdas@quicinc.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 6MWsRA9rXtZjoQ9vYpT-5BE9HDwKxH7d X-Proofpoint-ORIG-GUID: 6MWsRA9rXtZjoQ9vYpT-5BE9HDwKxH7d X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-04-17_04,2023-04-14_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 clxscore=1015 bulkscore=0 impostorscore=0 mlxlogscore=620 adultscore=0 phishscore=0 priorityscore=1501 spamscore=0 suspectscore=0 malwarescore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2304170074 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_LOW,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings, driver and DT node for video clock controller on SM8450. Taniya Das (3): dt-bindings: clock: qcom: Add SM8450 video clock controller clk: qcom: videocc-sm8450: Add video clock controller driver for SM8450 arm64: dts: qcom: sm8450: Add video clock controller .../bindings/clock/qcom,sm8450-videocc.yaml | 84 ++++ arch/arm64/boot/dts/qcom/sm8450.dtsi | 13 + drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/videocc-sm8450.c | 459 ++++++++++++++++++ .../dt-bindings/clock/qcom,videocc-sm8450.h | 38 ++ 6 files changed, 604 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/qcom,sm8450-videocc.yaml create mode 100644 drivers/clk/qcom/videocc-sm8450.c create mode 100644 include/dt-bindings/clock/qcom,videocc-sm8450.h -- 2.25.1