Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp1849132rwr; Thu, 20 Apr 2023 23:58:29 -0700 (PDT) X-Google-Smtp-Source: AKy350ZT6CV3zONtKZB+nffsmSQF3JEmDZ3jOyKB/9cBUtUSigTet5SWYbT4027dir+fxYb0VP2k X-Received: by 2002:a05:6a00:348d:b0:594:1f1c:3d3a with SMTP id cp13-20020a056a00348d00b005941f1c3d3amr9275071pfb.15.1682060309277; Thu, 20 Apr 2023 23:58:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682060309; cv=none; d=google.com; s=arc-20160816; b=qgRjshLPPr0SwqXhHN+R6AMsbBwNJcATHrBM3RYtNtw2bRerAu/WMxcZgNZsLJv3DL 9Iu5uA2OTmY8inKGbbfATCZ6WpIaENynwsVNNOArv523fUTkM+gvh8rxGCqoa2d6J4AE SF2HN1C5AbiFxc11kSSNznyunwaOLBUyBW1k74XbU1eZ8D+1jXvY1CDeC5BavvRkiLUr p6GGJfJZxH7fjVlYpwuy2hmGz1A90AGyjIzXNzl+eWINjNCuzGFzMS5+LJSZZz+ZaKHq or6A18n9y26bYYRIEiK58v8AGU6dJFVsXrUJUaeTmVgdnDyuXh9Bg2aiILL6myOwZRcO ZHOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:cc:to:subject :message-id:date:from:in-reply-to:references:mime-version :dkim-signature; bh=c8rGJOc85qIlsCEw2pQTROCuUhgxQbJfAVwawiJ5nNY=; b=BXmsINHzrjDdUJByD8GsgJWVwit+Z4w/ueSHmgiOK/T07GaT+/EJZHQJaCHzxMMbcW ROdVO7odDCdtAddEdJPe4dVwuqHBzV6ntTY4Schh8FOkyM28MoS1ZAE/JYJKTHzmPqfg X0ZVggUUojEdbbX//CDQIScihrSQEP/ihcAKcSM3Yteay2zyn87KXc/UJfy4BdEupFJq hZ6LZ6hEIOfGeiO12LX1Nzop3BAk3QijVOBlGxoib7Dh+EM7ckF6BG2ykS7Wlr6UjtCk 1d2IpxINBU/jfJyfM+o1A5FRs2bjp3nCb2PQkzTXMgJhh4GZwJwI2uayN4+LHgpPhEAI 3Tnw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=VUlajZaf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g14-20020aa79dce000000b0063d329e9a08si3403067pfq.301.2023.04.20.23.58.16; Thu, 20 Apr 2023 23:58:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=VUlajZaf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230052AbjDUGqW (ORCPT + 99 others); Fri, 21 Apr 2023 02:46:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41438 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229540AbjDUGqV (ORCPT ); Fri, 21 Apr 2023 02:46:21 -0400 Received: from mail-ua1-x930.google.com (mail-ua1-x930.google.com [IPv6:2607:f8b0:4864:20::930]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EE34F4C34 for ; Thu, 20 Apr 2023 23:46:19 -0700 (PDT) Received: by mail-ua1-x930.google.com with SMTP id a1e0cc1a2514c-77858d8dcb5so5453628241.1 for ; Thu, 20 Apr 2023 23:46:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1682059579; x=1684651579; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:from:to:cc:subject:date :message-id:reply-to; bh=c8rGJOc85qIlsCEw2pQTROCuUhgxQbJfAVwawiJ5nNY=; b=VUlajZafzyZ/QAZ2etTEDkTYnUMuKwu8jBdsx5O8omch76Ox0jh2Cjvu2tY5/cuZo6 ZUU3MEY7hDyOC9nmKFkojb3FJp2tN1l4SmRCENFxE/RrqM/KB2Orc4bmDjzJ8nrvZ1j2 I513zQ6Gu/dAOqam4KJCl84lP+hQhRDkdxxbg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682059579; x=1684651579; h=content-transfer-encoding:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=c8rGJOc85qIlsCEw2pQTROCuUhgxQbJfAVwawiJ5nNY=; b=PIT8F1eIhmF90o1Ik/HC9kymP49ISl2r+JHtaL4AUVDgtewLUCAALaVfvTQxgeXaev D+PN+HRRPmNdRNNM4sCVQZXw01W5IEJEtkptpfPiEkc+6fR5hr4F5xAQ9VAL5sPNMclR vv/rIZZ43jRSTB+IKcOrjXP9kF8Oe561HhfI4juRZRYn2rQ4gmyyIDx74IYQmCqTTxmc /CgEgzUNSXCIi9fB/dIOK52wvnfHG4kqLNLf9AID4LG0Br/ArZeulcBducLxzJOYie41 rvBwIHroKel/bkleibLRh4uitgdYWj6fpmXZaEwHeFLdCkRbsYdS/y5JBQAPs4jfoSdc gtfg== X-Gm-Message-State: AAQBX9drpHLAJ4CRcPcowsF36RW8vAWT8SW+79AqJUbRJNXAa1q0sNzF 32M1GEwukDL9YmsnhjepiPh4UWddYNIpVmPqKgGMdw== X-Received: by 2002:a1f:784a:0:b0:446:adde:f761 with SMTP id t71-20020a1f784a000000b00446addef761mr548850vkc.7.1682059579067; Thu, 20 Apr 2023 23:46:19 -0700 (PDT) MIME-Version: 1.0 References: <20230420094433.42794-1-angelogioacchino.delregno@collabora.com> <20230420094433.42794-3-angelogioacchino.delregno@collabora.com> In-Reply-To: <20230420094433.42794-3-angelogioacchino.delregno@collabora.com> From: Chen-Yu Tsai Date: Fri, 21 Apr 2023 14:46:08 +0800 Message-ID: Subject: Re: [PATCH 2/5] arm64: dts: mediatek: cherry: Assign dp-intf aliases To: AngeloGioacchino Del Regno Cc: matthias.bgg@gmail.com, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-mediatek@lists.infradead.org, kernel@collabora.com Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Apr 20, 2023 at 5:45=E2=80=AFPM AngeloGioacchino Del Regno wrote: > > On Cherry boards, the IP at 0x1c015000 (dp_intf0) is used as primary > dp-intf, while the other at 0x1c113000 (dp_intf1) is used as secondary: > assign them to dp-intf{0,1} aliases respectively. > > Signed-off-by: AngeloGioacchino Del Regno > --- > arch/arm64/boot/dts/mediatek/mt8195-cherry.dtsi | 2 ++ This should be applied at the SoC level. The display pipeline is fixed in MMSYS, so it applies to all MT8195 devices. > 1 file changed, 2 insertions(+) > > diff --git a/arch/arm64/boot/dts/mediatek/mt8195-cherry.dtsi b/arch/arm64= /boot/dts/mediatek/mt8195-cherry.dtsi > index 0820e9ba3829..918380697a9a 100644 > --- a/arch/arm64/boot/dts/mediatek/mt8195-cherry.dtsi > +++ b/arch/arm64/boot/dts/mediatek/mt8195-cherry.dtsi > @@ -10,6 +10,8 @@ > > / { > aliases { > + dp-intf0 =3D &dp_intf0; > + dp-intf1 =3D &dp_intf1; > i2c0 =3D &i2c0; > i2c1 =3D &i2c1; > i2c2 =3D &i2c2; > -- > 2.40.0 > >