Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp2089167rwr; Fri, 21 Apr 2023 04:17:25 -0700 (PDT) X-Google-Smtp-Source: AKy350Z04VdD50D+Q2qaObkk2XUGeeFtrSDw/rEULF3lKERyOafE3oid+gOA/cDLoOthR2nLKF1O X-Received: by 2002:a05:6a21:789c:b0:eb:7d41:a70b with SMTP id bf28-20020a056a21789c00b000eb7d41a70bmr6892053pzc.1.1682075845558; Fri, 21 Apr 2023 04:17:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682075845; cv=none; d=google.com; s=arc-20160816; b=Hqr0+iMeVIfLW145zP1Wvr0k27y/GloSs+gYhW3QFszsE1lq+XLSj+tFxrokswi5Wr CVppS7uYq4XtG2rgqRBXPX2b2YYkSLwQIRfauiE81nY5jx+NWxtj1yminJ3yMPpIz7zQ Q0vAMGJSP/CTIdFDVomXkhfY6r2VfvTHr5+mFFdZyCe1kl+nFtpnMM0BfSEq0HvUXiNT qVM/NSzHJ84PwkiFcgAX0+a60zn/0nMa1FKGIlqOEXjKljN5Ga6dwVLr39nCvhncO75J VGdK7w+Kg8nhARotxUCzY7Xsh1LKhrfgPF4vpYIBJFqCIvhcQu7Yf8WFkCJssoXYKFeU +afQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=LJ4eKElwcXuAb6zZfl+qVzBQVUqclnD1hUAJWdjMu78=; b=FNaTTqWEKyr+hZnzdu+0GVpjcp22cvT1iODCRrqyvkHeiX1iy4kuC9MRMErKy3WhSi 4k/zzxKIouD3ugRcuvcqBsfadqEcTG4RR7iJLxIf35/wRGZc5cH9GxTp+MkB5SOg8JBo LcYAwaTAB8w6uy7WtaTI8Y78PEDmsTWkHturuDbCK9l+QW0T6sVkwqPFk5pJgdu6j63N rpY3NdEN04wUrcAuZI5ns1IguajOP7MSQNH09d2GF7EFebhOUXvavpOmDPD98Jlsoayl sECCoacrFkl9/fOyGo5SoAEa4Drt+/TKzPjiGHoFf9YvlljaYRwkwTBPfj7Gh6rbUsFf 3GlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=l9Cq+zu1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t6-20020a654b86000000b00514314780easi4330747pgq.34.2023.04.21.04.17.10; Fri, 21 Apr 2023 04:17:25 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=l9Cq+zu1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229690AbjDULLe (ORCPT + 99 others); Fri, 21 Apr 2023 07:11:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48804 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229657AbjDULLd (ORCPT ); Fri, 21 Apr 2023 07:11:33 -0400 Received: from mail-pf1-x42d.google.com (mail-pf1-x42d.google.com [IPv6:2607:f8b0:4864:20::42d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C65DA5E4 for ; Fri, 21 Apr 2023 04:11:32 -0700 (PDT) Received: by mail-pf1-x42d.google.com with SMTP id d2e1a72fcca58-63b4a64c72bso1785885b3a.0 for ; Fri, 21 Apr 2023 04:11:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; t=1682075491; x=1684667491; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=LJ4eKElwcXuAb6zZfl+qVzBQVUqclnD1hUAJWdjMu78=; b=l9Cq+zu1tu3PWplXH9Uj+nBZKyq3Rnk2OdYC4CsMxNwxy1eLaZNZQXRZalzD/SaNF8 O7qI0bCblAILe+N6lNiuhXsyfK46Q6dt3FcSeKctUFp+66jAkg7b5tvMvDUUJPYAEeUX EWp/H37UdqKNTDzMK0c7LEh0zDkZlLmhDVjjA= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1682075491; x=1684667491; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=LJ4eKElwcXuAb6zZfl+qVzBQVUqclnD1hUAJWdjMu78=; b=ic4E9U4L23tmccpdbjjlvINih706uNM3tfvMqqFJVIrad8mJBu90MicENgwsn3JK+E Dwpb52hqF2m+6FkhVXMxecbL112+/PDEwKcBUT9kioJJ7p7NhFbF89BimO/r1RIOvs8P BL8EEx5MNuvEoFktQFVMYO+jwY9cY/FBKwLP+lviAeOeZpzmULaJ+/kAnNPBlPwWSUT2 ljVf9PQWsoMq2NtmFNWcYa56yJg0quwwlp5ymfiJIJ+C/GuxXPVgehxiQr8F41A6V0IR 0sLknH3EkUmhkmk4VfND5GUXYgL09Qo/PqG9rXAyIj8xw6OjBc057q7lqFL2Sy8e5oFg zIwA== X-Gm-Message-State: AAQBX9fVrqEV1xK8T+2ISbuP3SYMAVFg/LCAidFmclxhDZ5qB7svkObV txithJeXusL/gClU/IGg7FbT+A== X-Received: by 2002:a05:6a00:15ce:b0:63d:3411:f9e3 with SMTP id o14-20020a056a0015ce00b0063d3411f9e3mr6904730pfu.19.1682075491514; Fri, 21 Apr 2023 04:11:31 -0700 (PDT) Received: from wenstp920.tpe.corp.google.com ([2401:fa00:1:10:47fa:fa8d:a971:f6ac]) by smtp.gmail.com with ESMTPSA id x4-20020a628604000000b00639fc7124c2sm2840983pfd.148.2023.04.21.04.11.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 21 Apr 2023 04:11:31 -0700 (PDT) From: Chen-Yu Tsai To: Stephen Boyd Cc: Chen-Yu Tsai , Matthias Brugger , AngeloGioacchino Del Regno , =?UTF-8?q?N=C3=ADcolas=20F=20=2E=20R=20=2E=20A=20=2E=20Prado?= , linux-kernel@vger.kernel.org, linux-mediatek@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-clk@vger.kernel.org Subject: [PATCH] clk: mediatek: Enable all MT8192 clocks by default Date: Fri, 21 Apr 2023 19:11:25 +0800 Message-ID: <20230421111125.2397368-1-wenst@chromium.org> X-Mailer: git-send-email 2.40.0.634.g4ca3ef3211-goog MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Currently the base MT8192 clock drivers are enabled by default, but all the other clock drivers need to be enabled by hand. This is extremely confusing and inconvenient for end users. For the MT8192 platform to be useful, most if not all the clock drivers driving the hardware blocks need to be enabled. Enable them by default whenever MT8192 base clock driver is enabled. Signed-off-by: Chen-Yu Tsai --- drivers/clk/mediatek/Kconfig | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/drivers/clk/mediatek/Kconfig b/drivers/clk/mediatek/Kconfig index 99e67c07e638..48b42d11111c 100644 --- a/drivers/clk/mediatek/Kconfig +++ b/drivers/clk/mediatek/Kconfig @@ -781,72 +781,84 @@ config COMMON_CLK_MT8192 config COMMON_CLK_MT8192_AUDSYS tristate "Clock driver for MediaTek MT8192 audsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 audsys clocks. config COMMON_CLK_MT8192_CAMSYS tristate "Clock driver for MediaTek MT8192 camsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 camsys and camsys_raw clocks. config COMMON_CLK_MT8192_IMGSYS tristate "Clock driver for MediaTek MT8192 imgsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 imgsys and imgsys2 clocks. config COMMON_CLK_MT8192_IMP_IIC_WRAP tristate "Clock driver for MediaTek MT8192 imp_iic_wrap" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 imp_iic_wrap clocks. config COMMON_CLK_MT8192_IPESYS tristate "Clock driver for MediaTek MT8192 ipesys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 ipesys clocks. config COMMON_CLK_MT8192_MDPSYS tristate "Clock driver for MediaTek MT8192 mdpsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 mdpsys clocks. config COMMON_CLK_MT8192_MFGCFG tristate "Clock driver for MediaTek MT8192 mfgcfg" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 mfgcfg clocks. config COMMON_CLK_MT8192_MMSYS tristate "Clock driver for MediaTek MT8192 mmsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 mmsys clocks. config COMMON_CLK_MT8192_MSDC tristate "Clock driver for MediaTek MT8192 msdc" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 msdc and msdc_top clocks. config COMMON_CLK_MT8192_SCP_ADSP tristate "Clock driver for MediaTek MT8192 scp_adsp" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 scp_adsp clocks. config COMMON_CLK_MT8192_VDECSYS tristate "Clock driver for MediaTek MT8192 vdecsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 vdecsys and vdecsys_soc clocks. config COMMON_CLK_MT8192_VENCSYS tristate "Clock driver for MediaTek MT8192 vencsys" depends on COMMON_CLK_MT8192 + default COMMON_CLK_MT8192 help This driver supports MediaTek MT8192 vencsys clocks. -- 2.40.0.634.g4ca3ef3211-goog