Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp3666245rwr; Sat, 22 Apr 2023 09:14:49 -0700 (PDT) X-Google-Smtp-Source: AKy350ZmXki2KAj7iPRoSj80uOEqx60w+1xVqhEPLPi7VnJiEW2nyNZW+Xt5LT9+s+H9Alz9KH88 X-Received: by 2002:a05:6a20:54a6:b0:cb:af96:9436 with SMTP id i38-20020a056a2054a600b000cbaf969436mr12275100pzk.0.1682180088684; Sat, 22 Apr 2023 09:14:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682180088; cv=none; d=google.com; s=arc-20160816; b=D/+xNKAONB/vd/ZCzYzxwFSJxDE4cb6E9hfV32Cq69ZUaHlSw/FvI7NJs30PYUtRS7 MQDeMra3SECM15LgfT8QC4U/zfYQAAml5B7yCJPsogHYkkl6S+rH4SnR7E2KDublvlxG TDrXWD7/aXZKfrE0+R/tK9hlmklbO94t7AvjJ1gQN0j5dTaappRbYCkgLH0/AgUMbq+t 7OR2BKXkn+FUB5tjLdN0MPZHTbMnJTQBW/KzyXGGYLIuGs+HyhXGW/bckfZPjDgdVDZB DH5ynEeZlnpFHl3nosNgeiKQN0ntd6te+uj5cItlaHCpG0b8AX8p/xGUuN/AiqXd8pZF CRHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:references :cc:to:from:content-language:subject:user-agent:mime-version:date :message-id:dkim-signature; bh=82bzTA9forC2gL1CVr/H9J1y4F0eFZKRnesgn480eEw=; b=RYwpFIvc2ldLemkjkQ3Ukuztm2FNQZWrqp4N3oGbj8MEw12xNCmwPuyBQ1NsCcWw2t csaAm4wjHIK8G1f+NMAHL1GLncZdO6/wEIVfOqDvSHpzOeBgp0ciHwIDPY/1RLJ7IXe3 HLXcCswGeazbAD4buvAmQ1VN6BTxPTXjty4dFzagUwMhm9XeOr0uEHdIw4E+EAWnsXxe W79jjuj6dvMHgNvd0rx5BUGKexMNHn8yHsQeVCOmFE7yMkyyixy8tW/CVtqHj45wh4JE fSP5y60T7hadbu4/kDfIatHWnJPXuAZYTVJnA59eBobGz8HrGnI0IWOdINvm3tidHPZ/ wmLw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="pR/EkArY"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b15-20020a63eb4f000000b0051f74820afdsi7117116pgk.782.2023.04.22.09.14.35; Sat, 22 Apr 2023 09:14:48 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b="pR/EkArY"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229724AbjDVQJL (ORCPT + 99 others); Sat, 22 Apr 2023 12:09:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46834 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229556AbjDVQJK (ORCPT ); Sat, 22 Apr 2023 12:09:10 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D944C1BE3; Sat, 22 Apr 2023 09:09:08 -0700 (PDT) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 33MFu61S009541; Sat, 22 Apr 2023 16:08:56 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=message-id : date : mime-version : subject : from : to : cc : references : in-reply-to : content-type : content-transfer-encoding; s=qcppdkim1; bh=82bzTA9forC2gL1CVr/H9J1y4F0eFZKRnesgn480eEw=; b=pR/EkArY26U6sD7qGo8R6BqzOa5gqayXA87M8BcFj9IGFGj6snHoeBAVwbRBJi4M/qNE mo5WVBkxpejcf3xMDd3p0AWoQIquM3E5eTB1D01XhBDNoLcI+1I9XQNxdipzaYlNz97Z klU1NOq9x/1SzsLfdrgFjKF5jX9rE1wHsfyYYnD7EE8uRiLENavcSIgzEiTLwV3JQcvJ UrZqW5QyBd7yZnjQfrkPqfIZWTg16+Rm/0e7uC1oKHxF6bPsfa4+/uvUvH4/aBybMq+s 4q1bo/LH7MOamquIXm9WMnrHH2zB9CPGf3wW04WeFgpX+Y+NRxxrtX4aqht+NJA74sRY 5g== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3q48bq0mdt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 22 Apr 2023 16:08:55 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 33MG8tLC021226 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Sat, 22 Apr 2023 16:08:55 GMT Received: from [10.216.16.28] (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Sat, 22 Apr 2023 09:08:48 -0700 Message-ID: <28a58bf9-5ad8-4084-11d6-cd1b0d3a2998@quicinc.com> Date: Sat, 22 Apr 2023 21:38:44 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.9.1 Subject: Re: [PATCH v6 6/8] arm64: dts: qcom: sc8280xp: Add multiport controller node for SC8280 Content-Language: en-US From: Krishna Kurapati PSSNV To: Andrew Halaney , Johan Hovold CC: Thinh Nguyen , Greg Kroah-Hartman , Philipp Zabel , "Andy Gross" , Bjorn Andersson , "Konrad Dybcio" , Rob Herring , Krzysztof Kozlowski , , , , , , , , , , References: <20230405125759.4201-1-quic_kriskura@quicinc.com> <20230405125759.4201-7-quic_kriskura@quicinc.com> <20230414154527.vsjtgtfsd5kc7vww@halaney-x13s> <333ce700-8ca2-e230-3b5a-a95e4c021e45@quicinc.com> In-Reply-To: <333ce700-8ca2-e230-3b5a-a95e4c021e45@quicinc.com> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 9D_524ipiLzJk5v9Fic9Igv8FOO5EkHr X-Proofpoint-ORIG-GUID: 9D_524ipiLzJk5v9Fic9Igv8FOO5EkHr X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-04-21_08,2023-04-21_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 bulkscore=0 malwarescore=0 mlxlogscore=999 priorityscore=1501 clxscore=1011 impostorscore=0 adultscore=0 phishscore=0 suspectscore=0 lowpriorityscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2304220147 X-Spam-Status: No, score=-4.9 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_LOW, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 4/16/2023 12:34 AM, Krishna Kurapati PSSNV wrote: > > > On 4/14/2023 9:15 PM, Andrew Halaney wrote: >> On Wed, Apr 05, 2023 at 06:27:57PM +0530, Krishna Kurapati wrote: >>> Add USB and DWC3 node for tertiary port of SC8280 along with multiport >>> IRQ's and phy's. This will be used as a base for SA8295P and SA8295-Ride >>> platforms. >>> >>> Signed-off-by: Krishna Kurapati >>> --- >>> Link to v5: >>> https://lore.kernel.org/all/20230310163420.7582-7-quic_kriskura@quicinc.com/ >>> >>>   arch/arm64/boot/dts/qcom/sc8280xp.dtsi | 58 ++++++++++++++++++++++++++ >>>   1 file changed, 58 insertions(+) >>> >>> diff --git a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi >>> b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi >>> index 42bfa9fa5b96..7b81f2b0449d 100644 >>> --- a/arch/arm64/boot/dts/qcom/sc8280xp.dtsi >>> +++ b/arch/arm64/boot/dts/qcom/sc8280xp.dtsi >>> @@ -3108,6 +3108,64 @@ usb_1_role_switch: endpoint { >>>               }; >>>           }; >>> +        usb_2: usb@a4f8800 { >>> +            compatible = "qcom,sc8280xp-dwc3", "qcom,dwc3"; >>> +            reg = <0 0x0a4f8800 0 0x400>; >>> +            #address-cells = <2>; >>> +            #size-cells = <2>; >>> +            ranges; >>> + >>> +            clocks = <&gcc GCC_CFG_NOC_USB3_MP_AXI_CLK>, >>> +                 <&gcc GCC_USB30_MP_MASTER_CLK>, >>> +                 <&gcc GCC_AGGRE_USB3_MP_AXI_CLK>, >>> +                 <&gcc GCC_USB30_MP_SLEEP_CLK>, >>> +                 <&gcc GCC_USB30_MP_MOCK_UTMI_CLK>, >>> +                 <&gcc GCC_AGGRE_USB_NOC_AXI_CLK>, >>> +                 <&gcc GCC_AGGRE_USB_NOC_NORTH_AXI_CLK>, >>> +                 <&gcc GCC_AGGRE_USB_NOC_SOUTH_AXI_CLK>, >>> +                 <&gcc GCC_SYS_NOC_USB_AXI_CLK>; >>> +            clock-names = "cfg_noc", "core", "iface", "sleep", >>> "mock_utmi", >>> +                      "noc_aggr", "noc_aggr_north", >>> "noc_aggr_south", "noc_sys"; >>> + >>> +            assigned-clocks = <&gcc GCC_USB30_MP_MOCK_UTMI_CLK>, >>> +                      <&gcc GCC_USB30_MP_MASTER_CLK>; >>> +            assigned-clock-rates = <19200000>, <200000000>; >>> + >>> +            interrupts-extended = <&pdc 127 IRQ_TYPE_EDGE_RISING>, >>> +                        <&pdc 126 IRQ_TYPE_EDGE_RISING>, >>> +                        <&pdc 16 IRQ_TYPE_LEVEL_HIGH>; >>> + >>> +            interrupt-names = "dp_hs_phy_irq", "dm_hs_phy_irq", >>> +                        "ss_phy_irq"; >>> + >> >> This is breaking the current schema (with the full series applied), >> I am not sure if a pwr_event IRQ exists or but it maybe necessary to >> modify qcom,dwc3.yaml in order to explain hardware if it doesn't exist: >> >> (dtschema) ahalaney@halaney-x13s ~/git/linux-next (git)-[718f2024524f] >> % make CHECK_DTBS=y DT_SCHEMA_FILES=/usb/qcom,dwc3.yaml >> qcom/sa8540p-ride.dtb                                                                                   :( >>    LINT    Documentation/devicetree/bindings >>    CHKDT   Documentation/devicetree/bindings/processed-schema.json >>    SCHEMA  Documentation/devicetree/bindings/processed-schema.json >>    DTC_CHK arch/arm64/boot/dts/qcom/sa8540p-ride.dtb >> /home/ahalaney/git/linux-next/arch/arm64/boot/dts/qcom/sa8540p-ride.dtb: usb@a4f8800: interrupt-names:0: 'pwr_event' was expected >>     From schema: >> /home/ahalaney/git/linux-next/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml >> /home/ahalaney/git/linux-next/arch/arm64/boot/dts/qcom/sa8540p-ride.dtb: usb@a4f8800: interrupt-names:1: 'dp_hs_phy_irq' was expected >>     From schema: >> /home/ahalaney/git/linux-next/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml >> /home/ahalaney/git/linux-next/arch/arm64/boot/dts/qcom/sa8540p-ride.dtb: usb@a4f8800: interrupt-names:2: 'dm_hs_phy_irq' was expected >>     From schema: >> /home/ahalaney/git/linux-next/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml >> /home/ahalaney/git/linux-next/arch/arm64/boot/dts/qcom/sa8540p-ride.dtb: usb@a4f8800: interrupt-names: ['dp_hs_phy_irq', 'dm_hs_phy_irq', 'ss_phy_irq'] is too short >>     From schema: >> /home/ahalaney/git/linux-next/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml >> /home/ahalaney/git/linux-next/arch/arm64/boot/dts/qcom/sa8540p-ride.dtb: usb@a4f8800: interrupts-extended: [[99, 127, 1], [99, 126, 1], [99, 16, 4]] is too short >>     From schema: >> /home/ahalaney/git/linux-next/Documentation/devicetree/bindings/usb/qcom,dwc3.yaml >> make CHECK_DTBS=y DT_SCHEMA_FILES=/usb/qcom,dwc3.yaml >> qcom/sa8540p-ride.dtb  22.61s user 0.54s system 99% cpu 23.172 total >> (dtschema) ahalaney@halaney-x13s ~/git/linux-next (git)-[718f2024524f] % >> >> Thanks, >> Andrew >> > > Hi Andrew, > >  Thanks for pointing it out. Let me check and get back on the > pwr_event_irq. > > Probably I might have missed it ????. If so, will make sure to add it in > next version. > > Regards, > Krishna, Hi Andrew, Johan, I was looking at the pwr_event_irq interrupts for Multiport controller and see that there are two of them as per HW specs. All targets till date have only 1 pwr_event_irq required. The reason I thought I missed pwr_event_irq in my patches is because in downstream this is a required IRQ for all targets, so I was under assumption that we need it for upstream targets as well. But upstream qcom driver doesn't have support for this IRQ yet. And this has been made a required one only for SC8280 [1]/[2]. Probably we can proceed in one of the following ways: 1. Remove pwr_event_irq in both bindings and DT as driver support is not present currently. 2. Update the bindings for SC8280 to include an optional secondary pwr_event_irq for multiport controller. I would prefer option-1 as removing them would be better because they are not being used. Please let me know your thoughts on this. [1]: https://lore.kernel.org/all/20220713131340.29401-2-johan+linaro@kernel.org/ [2]: https://lore.kernel.org/all/20220713131340.29401-6-johan+linaro@kernel.org/ Regards, Krishna,