Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp5531001rwr; Mon, 24 Apr 2023 05:46:04 -0700 (PDT) X-Google-Smtp-Source: AKy350YFGNKUIxYhnevDkGdS5ei+WKlwx54qyBfosA513m58XEM73SiVZbG2XbLMmPXGvLZ4e2yt X-Received: by 2002:a05:6a00:1a55:b0:63d:4446:18ab with SMTP id h21-20020a056a001a5500b0063d444618abmr18755640pfv.23.1682340364468; Mon, 24 Apr 2023 05:46:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682340364; cv=none; d=google.com; s=arc-20160816; b=eqV/wpizUCT/+k2O8JwJCWLS6x7udI9370ipqCP0/w252V9y2VUaSIs1BkIGF4iAYC wSAALZk07PBOMsgqomBXrXXvQXrqEc02tF6HDEPOWCl7rVMfY5ENCksTMGByD4BUat8j OMK0uCliuHy3TkvolGrwnTFs0IJjNCpPUDEFxp6Yqp2S8g5b++GrgDfNmK/gH+jtHs/+ bCOZIVD65dKZhCEc7bW3rLvrsMec6pF2qsrnlmVd5S+oSKPnWcQoA6HrvXHKxJaONphF HZh+O46b6q+U2EvcAmdd+7C6cjLkyFs/GvixjdsWhbm30CAciq137cH7GPgYDvvAx4SM wGlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=jCIzOM2tnR66ugRAqnfVxOUNW5Ihg4sp1ixIM83D/wE=; b=MbFYLAKFZvARVBDyhs5Zs7BvCb+JikoPaH2/veeDNHdiprnARuVPZ601KiAJ8bl/Kt GmN0OWdjod2TVuJfXRMV7GDEZoCvtlL2jDCOYjQ14Ff7ouTm7K71JTIlpguyGaKiAVo4 oiYGYTA9PPo+AJv7oWNB/yktDoP2nD03nhDgNPFMoNrXFl7HjVXWTIcT0C4hQdA7Rpm4 5keeCxJ9GuWDXGb3ZzcgijHJxp7rV4UwKXvHQjxZYVeHIbg4VNZsS8BBa16lqwixy+3M zef9e+95UbbMDhie8PmHI+TSu/NT3ejlbSqDyvPGzz3od9mYNo1ss+F1NUNgGIyLtnTC KQtg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Wy9odfp4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f11-20020aa79d8b000000b0063c56f195b5si11123314pfq.122.2023.04.24.05.45.38; Mon, 24 Apr 2023 05:46:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=Wy9odfp4; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231445AbjDXMfn (ORCPT + 99 others); Mon, 24 Apr 2023 08:35:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40978 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231249AbjDXMfm (ORCPT ); Mon, 24 Apr 2023 08:35:42 -0400 Received: from mga09.intel.com (mga09.intel.com [134.134.136.24]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3348611A for ; Mon, 24 Apr 2023 05:35:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1682339741; x=1713875741; h=from:to:cc:subject:date:message-id:mime-version: content-transfer-encoding; bh=LQb6t4tK7Ded4s/ZP9FLDT1+Gsn+Vtw0F4s14bxTkfE=; b=Wy9odfp4MBL1yz3wt83ReOpjkr+duTJojVUl6nPKtDs5LiUoUBSWx1Sb adUG5VlZJDdxyk3KMD5jx4u7YXf43QWKVoAUQyvAoRbIILucSnUC9WQGo UKb0XxwzYfu8YPjPPQ05MXrPESUN7zEKk9rA1j9K/9v0CI/uovdrCiH8a 2RtHezsonfLGbkPPm25Qb9adj7vIHHaq9T05yjNVFFp5icH2n7J9S7Igy crdXxu0Jbup870FmPmuE6dMrBLClsr6vIgWBv/SW8FopzELtId9w2dOSa 7eaAsljSoQpyJvJgrY9jnZX2qFU9ngyySUWEIWupXiJ60EYRAtcFLueR7 Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10689"; a="348348908" X-IronPort-AV: E=Sophos;i="5.99,222,1677571200"; d="scan'208";a="348348908" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Apr 2023 05:35:40 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10689"; a="693063701" X-IronPort-AV: E=Sophos;i="5.99,222,1677571200"; d="scan'208";a="693063701" Received: from martapio-mobl1.ger.corp.intel.com (HELO jkrzyszt-mobl2.intranet) ([10.213.7.53]) by orsmga002-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 24 Apr 2023 05:35:35 -0700 From: Janusz Krzysztofik To: Thomas Gleixner , Ingo Molnar , Borislav Petkov , Dave Hansen Cc: x86@kernel.org, "H. Peter Anvin" , Andrew Morton , David Hildenbrand , Yu Zhao , Juergen Gross , linux-kernel@vger.kernel.org, Andi Shyti , Chris Wilson , Andrzej Hajda , Nirmoy Das , intel-gfx@lists.freedesktop.org, dri-devel@lists.freedesktop.org, Janusz Krzysztofik Subject: [RFC PATCH] x86/mm: Fix PAT bit missing from page protection modify mask Date: Mon, 24 Apr 2023 14:35:24 +0200 Message-Id: <20230424123524.17008-1-janusz.krzysztofik@linux.intel.com> X-Mailer: git-send-email 2.40.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-4.5 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Visible glitches have been observed when running graphics applications on Linux under Xen hypervisor. Those observations have been confirmed with failures from kms_pwrite_crc Intel GPU test that verifies data coherency of DRM frame buffer objects using hardware CRC checksums calculated by display controllers, exposed to userspace via debugfs. Affected processing paths have then been identified with new test variants that mmap the objects using different methods and caching modes. When running as a Xen PV guest, Linux uses Xen provided PAT configuration which is different from its native one. In particular, Xen specific PTE encoding of write-combining caching, likely used by graphics applications, differs from the Linux default one found among statically defined minimal set of supported modes. Since Xen defines PTE encoding of the WC mode as _PAGE_PAT, it no longer belongs to the minimal set, depends on correct handling of _PAGE_PAT bit, and can be mismatched with write-back caching. When a user calls mmap() for a DRM buffer object, DRM device specific .mmap file operation, called from mmap_region(), takes care of setting PTE encoding bits in a vm_page_prot field of an associated virtual memory area structure. Unfortunately, _PAGE_PAT bit is not preserved when the vma's .vm_flags are then applied to .vm_page_prot via vm_set_page_prot(). Bits to be preserved are determined with _PAGE_CHG_MASK symbol that doesn't cover _PAGE_PAT. As a consequence, WB caching is requested instead of WC when running under Xen (also, WP is silently changed to WT, and UC downgraded to UC_MINUS). When running on bare metal, WC is not affected, but WP and WT extra modes are unintentionally replaced with WC and UC, respectively. WP and WT modes, encoded with _PAGE_PAT bit set, were introduced by commit 281d4078bec3 ("x86: Make page cache mode a real type"). Care was taken to extend _PAGE_CACHE_MASK symbol with that additional bit, but that symbol has never been used for identification of bits preserved when applying page protection flags. Support for all cache modes under Xen, including the problematic WC mode, was then introduced by commit 47591df50512 ("xen: Support Xen pv-domains using PAT"). Extend bitmask used by pgprot_modify() for selecting bits to be preserved with _PAGE_PAT bit. However, since that bit can be reused as _PAGE_PSE, and the _PAGE_CHG_MASK symbol, primarly used by pte_modify(), is likely intentionally defined with that bit not set, keep that symbol unchanged. Closes: https://gitlab.freedesktop.org/drm/intel/-/issues/7648 Fixes: 281d4078bec3 ("x86: Make page cache mode a real type") Signed-off-by: Janusz Krzysztofik Cc: stable@vger.kernel.org # v3.19+ --- arch/x86/include/asm/pgtable.h | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/arch/x86/include/asm/pgtable.h b/arch/x86/include/asm/pgtable.h index 7425f32e52932..f797f8da2e5b6 100644 --- a/arch/x86/include/asm/pgtable.h +++ b/arch/x86/include/asm/pgtable.h @@ -654,8 +654,10 @@ static inline pmd_t pmd_modify(pmd_t pmd, pgprot_t newprot) #define pgprot_modify pgprot_modify static inline pgprot_t pgprot_modify(pgprot_t oldprot, pgprot_t newprot) { - pgprotval_t preservebits = pgprot_val(oldprot) & _PAGE_CHG_MASK; - pgprotval_t addbits = pgprot_val(newprot) & ~_PAGE_CHG_MASK; + unsigned long mask = _PAGE_CHG_MASK | _PAGE_CACHE_MASK; + + pgprotval_t preservebits = pgprot_val(oldprot) & mask; + pgprotval_t addbits = pgprot_val(newprot) & ~mask; return __pgprot(preservebits | addbits); } -- 2.40.0