Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp298218rwr; Thu, 27 Apr 2023 01:10:38 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5y8Fq7Vm8K70hmWOOz2TKSNdmYaQLVTNZcrg52lndI0/lO5XFYiWvkslelNRnUp4/gXIjv X-Received: by 2002:a17:90a:12:b0:247:a17:9258 with SMTP id 18-20020a17090a001200b002470a179258mr936859pja.2.1682583038248; Thu, 27 Apr 2023 01:10:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682583038; cv=none; d=google.com; s=arc-20160816; b=PU11Uk5Q+FiZc+iVgWvc2bA3PzkIXu1MQM6GUjuJk8Dk+TQ0Ixk3zAtMVn/WNvH8u0 edB6244W2ThfzQH7YW4N2P6p3rUIT9JS09ypeNdZ4x7XtV8VxY713M+oVuyfguhz51pz 7+GuRda2puQes1lb44d59Amv82vV8Wi7ctiJBMZPdLDzETHzifHos+5XRi1R0R5MT0+R bw3oRiXhK5It+bB4XyeCEG9DOFmusdzrO0YoQeETqC5hX62nr4wM2DU5v3MG6lAVppc0 YC01w2LaawP/RitQmH/VrCJEXMguN5Jld73yVAXIXHxFd3Vpsfd3jWyExb/+oi7nSXvC GGFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:in-reply-to:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=EVTrlwlcBtQUAVbiYg94FYQN+M/VCf2kncpi3AMVGsY=; b=ynsphY34vOxFYFvy+JJReK8QdKpC+CQijgAjJmZY6iezYOi3QqEtbo2nhkpoz9bgqN //GFrxJegGtESXK8cC+A3M/wgb5F3k5RZJNUxWrcG4h7R5uIYHTFaxKsRV7ER+gVhMr5 tTLtwjAA2M5h10jB095/3uKlpl4Rj9KztLsObmwbLwH4wJVr6vt8MNYTDYpnTdV3sSSy cYdh6lKApBeUQzlsIjuDaJmLEdzj2uQza9QbP9Z7bW1jZcuCmaVrCCj2ebu0xHwLLPF+ GxI+yJhI9B/IaPf0BcH9fBlrzCdx6eZpbhWL9j3BoobY3y+8OsbkEZ/InNeAknz6Jh9L vNVw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id p8-20020a17090a2c4800b0024780bdd76dsi18660051pjm.130.2023.04.27.01.10.24; Thu, 27 Apr 2023 01:10:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243195AbjD0IAy (ORCPT + 99 others); Thu, 27 Apr 2023 04:00:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:32998 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242868AbjD0IAw (ORCPT ); Thu, 27 Apr 2023 04:00:52 -0400 Received: from muru.com (muru.com [72.249.23.125]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id B834D1B6; Thu, 27 Apr 2023 01:00:51 -0700 (PDT) Received: from localhost (localhost [127.0.0.1]) by muru.com (Postfix) with ESMTPS id 319BD80A4; Thu, 27 Apr 2023 08:00:51 +0000 (UTC) Date: Thu, 27 Apr 2023 11:00:49 +0300 From: Tony Lindgren To: Udit Kumar Cc: nm@ti.com, vigneshr@ti.com, kristo@kernel.org, robh+dt@kernel.org, krzysztof.kozlowski+dt@linaro.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, m-chawdhry@ti.com, n-francis@ti.com Subject: Re: [PATCH 1/5] arm64: dts: ti: k3-j7200: Add general purpose timers Message-ID: <20230427080049.GH14287@atomide.com> References: <20230426103219.1565266-1-u-kumar1@ti.com> <20230426103219.1565266-2-u-kumar1@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20230426103219.1565266-2-u-kumar1@ti.com> X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, * Udit Kumar [230426 10:38]: > There are 20 general purpose timers on j7200 that can be used for things > like PWM using pwm-omap-dmtimer driver. There are also additional ten > timers in the MCU domain. ... > diff --git a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi > index 331b4e482e41..1c09e442b379 100644 > --- a/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi > +++ b/arch/arm64/boot/dts/ti/k3-j7200-mcu-wakeup.dtsi > @@ -34,6 +34,126 @@ k3_reset: reset-controller { > }; > }; > > + mcu_timer0: timer@40400000 { > + compatible = "ti,am654-timer"; > + reg = <0x00 0x40400000 0x00 0x400>; > + interrupts = ; > + clocks = <&k3_clks 35 1>; > + clock-names = "fck"; > + assigned-clocks = <&k3_clks 35 1>; > + assigned-clock-parents = <&k3_clks 35 2>; > + power-domains = <&k3_pds 35 TI_SCI_PD_EXCLUSIVE>; > + ti,timer-pwm; > + }; Oh so also the MCU timers now have interrupts, nice. Can you please check if what we have in the comments the other SoCs in the dtsi files for MCU timers not having routable interrupts is correct? Also, should the MCU timers be still tagged with status = "reserved"? See the comments in k3-am62-mcu.dtsi for example for both questions. Regards, Tony