Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp349092rwr; Thu, 27 Apr 2023 02:05:43 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6CUqyeRU1rDyVZ5VwFfpBMxTup3H6TP2J8MWc/oNWH68jn4onnYXq8VFvzKsK534Zqa4BS X-Received: by 2002:a17:902:e5c7:b0:1a9:6467:aa78 with SMTP id u7-20020a170902e5c700b001a96467aa78mr1008633plf.4.1682586342777; Thu, 27 Apr 2023 02:05:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682586342; cv=none; d=google.com; s=arc-20160816; b=zovu61GtfMjU4AGjfPVGJ8EnXKF/X6bNtJVAGMsOdtWP/jNojhi9qz3+UEvsyWO4lg TZilj0pnkiNSFNY7EnaBa5e/HZxgMbl8Lry8yQ3zpkWOYl1CPJbWsf8T9LWA1J8mfIp5 zsnoz5+raa16s1+Xj36IaPe/J6Diy7Mc4IdB6xb6eXvcoOjp/Ho93P5MLWGiJLYcggIZ yxnu0LzJxbiiyK/RlarbHRYhDWQtFhBz+7f7pwHtQuYVmUEH7jynxo0gZ+I/QlxShJRA H6tbV3XVKbjUSeY84qOc/s50gdJJ7RW6StdJ+zb6T7gdyghc7bj8FtkVVCMLQRe5+FsF xJOw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=AttcbEUmVtmxhb9OEcciU4oC3qlM6lHg1FCnd4jk24Y=; b=EX06GWggtgw+Kuj4/Hfzxpcd8PnJDgznd5jzb0O9scwX6UbONwbQg3cjHK7T7+UZmB dQJAT3tHIAeAg16EWZZdBr99/rh7DBpbjp7knX+988WARiTyoaLeV5yViAgIZhEHMd4z zf0jn4CDvV7Ah5u/6x/lDN6zNSHre9OEJg4Y3tei74a5SOmcHCG/bVl+qXG1tHW/ZVX5 /g8HEPEVFrQzwXI6sn1d2wdsfzODJYuG4rFML4io/8m+Qwgv+ShQWuKS4RvrPjBHj7dc QlJmBa31u6zrjTW1fUCIHDCbZC0mxWqZqzfpFpMzq5KwNO5b0Ml2F3SUZDUAFJ8KhPaf VkuA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=WdvoFw+d; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id b2-20020a1709027e0200b001a95929ca08si13287099plm.533.2023.04.27.02.05.28; Thu, 27 Apr 2023 02:05:42 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=WdvoFw+d; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243312AbjD0JCG (ORCPT + 99 others); Thu, 27 Apr 2023 05:02:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60146 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243232AbjD0JBr (ORCPT ); Thu, 27 Apr 2023 05:01:47 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7CCFF558A; Thu, 27 Apr 2023 02:01:31 -0700 (PDT) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 33R6EnMZ022727; Thu, 27 Apr 2023 09:01:19 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=AttcbEUmVtmxhb9OEcciU4oC3qlM6lHg1FCnd4jk24Y=; b=WdvoFw+dnPdWsnP1ytOF6TSo9WKwJ28lzJhJ7eUwqhL5P2BcRbwzkOJ6s+P+vwqH1Fe5 T7qKQ94YF8f4eZJbweM1zZtxx57iwzji4Dcxi/WBSAiCDozgEwqwJTrbt9Ba9CH0PzLw H+HO6PDnCcYB/vVRU0qOqZ8HX0oPORYLed9BdUgWeAwjWF5xxeb2XtAbwIiv21OUsXAR +RpIoI2WGbS8Q3g8ht+ey6uIzPKDo0u+T06UQx90rSc1d1Sraxa0KjoBnoyPmUXS8Sos 22AJFeMmeZyZ8uiHva90uLEbSIbmCHj1Oe965ID6FPZqBf3RKS5+NPpz9ZQHrUJNkXwF uQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3q79am1g1g-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 27 Apr 2023 09:01:18 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 33R91Hf7013429 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 27 Apr 2023 09:01:17 GMT Received: from taozha-gv.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Thu, 27 Apr 2023 02:01:11 -0700 From: Tao Zhang To: Mathieu Poirier , Suzuki K Poulose , Alexander Shishkin , Konrad Dybcio , Mike Leach , Rob Herring , Krzysztof Kozlowski CC: Tao Zhang , Jinlong Mao , Leo Yan , Greg Kroah-Hartman , , , , , Tingwei Zhang , Yuanfang Zhang , Trilok Soni , Hao Zhang , , Subject: [PATCH v4 04/11] coresight-tpdm: Add reset node to TPDM node Date: Thu, 27 Apr 2023 17:00:30 +0800 Message-ID: <1682586037-25973-5-git-send-email-quic_taozha@quicinc.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1682586037-25973-1-git-send-email-quic_taozha@quicinc.com> References: <1682586037-25973-1-git-send-email-quic_taozha@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: 6Uj9_HTXDx2Q5-q7SKj9oLD679iTT6jl X-Proofpoint-ORIG-GUID: 6Uj9_HTXDx2Q5-q7SKj9oLD679iTT6jl X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-04-27_06,2023-04-26_03,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=999 priorityscore=1501 malwarescore=0 lowpriorityscore=0 bulkscore=0 mlxscore=0 suspectscore=0 impostorscore=0 spamscore=0 adultscore=0 clxscore=1015 phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2304270078 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org TPDM device need a node to reset the configurations and status of it. This change provides a node to reset the configurations and disable the TPDM if it has been enabled. Signed-off-by: Tao Zhang --- .../ABI/testing/sysfs-bus-coresight-devices-tpdm | 10 ++++++++ drivers/hwtracing/coresight/coresight-tpdm.c | 27 ++++++++++++++++++++++ 2 files changed, 37 insertions(+) diff --git a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpdm b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpdm index 4a58e64..686bdde 100644 --- a/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpdm +++ b/Documentation/ABI/testing/sysfs-bus-coresight-devices-tpdm @@ -11,3 +11,13 @@ Description: Accepts only one of the 2 values - 1 or 2. 1 : Generate 64 bits data 2 : Generate 32 bits data + +What: /sys/bus/coresight/devices//reset +Date: March 2023 +KernelVersion 6.3 +Contact: Jinlong Mao (QUIC) , Tao Zhang (QUIC) +Description: + (Write) Reset the dataset of the tpdm, and disable the tpdm. + + Accepts only one value - 1. + 1 : Reset the dataset of the tpdm diff --git a/drivers/hwtracing/coresight/coresight-tpdm.c b/drivers/hwtracing/coresight/coresight-tpdm.c index 6f8a8ab..2e64cfd 100644 --- a/drivers/hwtracing/coresight/coresight-tpdm.c +++ b/drivers/hwtracing/coresight/coresight-tpdm.c @@ -164,6 +164,32 @@ static int tpdm_datasets_setup(struct tpdm_drvdata *drvdata) return 0; } +static ssize_t reset_store(struct device *dev, + struct device_attribute *attr, + const char *buf, + size_t size) +{ + int ret = 0; + unsigned long val; + struct tpdm_drvdata *drvdata = dev_get_drvdata(dev->parent); + + ret = kstrtoul(buf, 10, &val); + if (ret || val != 1) + return -EINVAL; + + spin_lock(&drvdata->spinlock); + tpdm_reset_datasets(drvdata); + + spin_unlock(&drvdata->spinlock); + + /* Disable tpdm if enabled */ + if (drvdata->enable) + coresight_disable_source(drvdata->csdev, NULL); + + return size; +} +static DEVICE_ATTR_WO(reset); + /* * value 1: 64 bits test data * value 2: 32 bits test data @@ -204,6 +230,7 @@ static ssize_t integration_test_store(struct device *dev, static DEVICE_ATTR_WO(integration_test); static struct attribute *tpdm_attrs[] = { + &dev_attr_reset.attr, &dev_attr_integration_test.attr, NULL, }; -- 2.7.4