Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20;
Message-ID: <1deaf8c0-0be6-1afe-9a91-ae93ba8a21d9@gmail.com>
Date:   Thu, 27 Apr 2023 22:01:43 +0300
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101
 Thunderbird/102.10.0
Subject: Re: [RFC PATCH] dmaengine: ti: k3-psil-j721s2: Add PSI-L thread map
 for main CPSW2G
To:     Siddharth Vadapalli <s-vadapalli@ti.com>, vkoul@kernel.org
Cc:     dmaengine@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-arm-kernel@lists.infradead.org, srk@ti.com, vigneshr@ti.com
References: <20230426083900.102229-1-s-vadapalli@ti.com>
Content-Language: en-US
From:   =?UTF-8?Q?P=c3=a9ter_Ujfalusi?= <peter.ujfalusi@gmail.com>
In-Reply-To: <20230426083900.102229-1-s-vadapalli@ti.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
Precedence: bulk


On 26/04/2023 11:39, Siddharth Vadapalli wrote:
> From: Kishon Vijay Abraham I <kishon@ti.com>
> 
> Add PSI-L thread map for main CPSW2G.

Acked-by: Peter Ujfalusi <peter.ujfalusi@gmail.com>

> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
> ---
>   drivers/dma/ti/k3-psil-j721s2.c | 11 +++++++++++
>   1 file changed, 11 insertions(+)
> 
> diff --git a/drivers/dma/ti/k3-psil-j721s2.c b/drivers/dma/ti/k3-psil-j721s2.c
> index a488c2250623..1d5430fc5724 100644
> --- a/drivers/dma/ti/k3-psil-j721s2.c
> +++ b/drivers/dma/ti/k3-psil-j721s2.c
> @@ -99,6 +99,8 @@ static struct psil_ep j721s2_src_ep_map[] = {
>   	PSIL_PDMA_XY_PKT(0x461d),
>   	PSIL_PDMA_XY_PKT(0x461e),
>   	PSIL_PDMA_XY_PKT(0x461f),
> +	/* MAIN_CPSW2G */
> +	PSIL_ETHERNET(0x4640),
>   	/* PDMA_USART_G0 - UART0-1 */
>   	PSIL_PDMA_XY_PKT(0x4700),
>   	PSIL_PDMA_XY_PKT(0x4701),
> @@ -161,6 +163,15 @@ static struct psil_ep j721s2_dst_ep_map[] = {
>   	PSIL_ETHERNET(0xf005),
>   	PSIL_ETHERNET(0xf006),
>   	PSIL_ETHERNET(0xf007),
> +	/* MAIN_CPSW2G */
> +	PSIL_ETHERNET(0xc640),
> +	PSIL_ETHERNET(0xc641),
> +	PSIL_ETHERNET(0xc642),
> +	PSIL_ETHERNET(0xc643),
> +	PSIL_ETHERNET(0xc644),
> +	PSIL_ETHERNET(0xc645),
> +	PSIL_ETHERNET(0xc646),
> +	PSIL_ETHERNET(0xc647),
>   	/* SA2UL */
>   	PSIL_SA2UL(0xf500, 1),
>   	PSIL_SA2UL(0xf501, 1),

-- 
Péter