Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp2806866rwr; Fri, 28 Apr 2023 16:46:13 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6UT2kjDPgSjhCSabK3A+lmpeZE8EN2FldCxUj/LHU0spGiXbTJv47CKpr6Eq/fTjAg+pNw X-Received: by 2002:a05:6a00:414d:b0:5e4:f141:568b with SMTP id bv13-20020a056a00414d00b005e4f141568bmr8205224pfb.3.1682725573280; Fri, 28 Apr 2023 16:46:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1682725573; cv=none; d=google.com; s=arc-20160816; b=HZO8CO3l/EF5zarpEN2fTuNdoaprhFxcNJegkyFsStQSB6thEJKHDol0x3LxfuYlZ7 EPROupfrnlJizS577nbUhhFlM+MmrVdiH3Q18f3E3/ttXXlKcoR1wg936x9ylG2u3WC7 8ML/F3Kt9aSM0Kx7w7JcgSHRB60og2fePp7N26x21NCGJ9uwudPV/GN2B76eHQ/aNz33 su71aHtjm+WEnbu/PcNCQTKcSMNl4k4sSOXKZodAaIN8oqcvs9MKevnmhiYQDd9wmIX9 lHS/llwXtv+OCmPOpmtioYVzy4PNyBY2X1n6QmJA4viPXgAYG3UVvOntZX6YUchKvHuT u6WQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:message-id:date:subject:cc:to:from :dkim-signature; bh=gpTxBVsfAtDeHFs2kPWqK0Ec4OipNHEJXXJ1WX1DTUY=; b=xJqHZai1jSUFBLiYzkHqxL1JSTLCVTXv3sJs9vjCUGGhRY4YXSXA7j3wNLCimSuS3Y m5nObTwe/rfpDiu2hd3R+UjuHo1TXctGg5b84spFHleuYbxfMIcMZl72TNXym0cNDknR xfIObNOLbdvoaWSnQp/ArChi+zlM+r4cQ/fDyE2cMm0PZbhezwMQS948ynWnMSj3ZOyz 97wkBObKjGMD+Ufv5bY3Nz4elWhQzCdY+Pzh/VF52rhs0zKR2lMRZBeUBB+rqIxAPpfr r655beWZ/vr6HOmZ6xBWjwKWxgkyH7hoPib0GJZJNH4qjvKgodGq1SRY+Qhd9ny6p9Rl j3vg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bzXd8uXT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f79-20020a623852000000b00640ef603766si9927095pfa.367.2023.04.28.16.45.59; Fri, 28 Apr 2023 16:46:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bzXd8uXT; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1346890AbjD1Xpm (ORCPT + 99 others); Fri, 28 Apr 2023 19:45:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37462 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229558AbjD1Xpj (ORCPT ); Fri, 28 Apr 2023 19:45:39 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E7F9F1992; Fri, 28 Apr 2023 16:45:37 -0700 (PDT) Received: from pps.filterd (m0279873.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 33SNc5vf008823; Fri, 28 Apr 2023 23:45:28 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-type; s=qcppdkim1; bh=gpTxBVsfAtDeHFs2kPWqK0Ec4OipNHEJXXJ1WX1DTUY=; b=bzXd8uXT+x94sjZhVOm1N1TJXGy0XdLBOHy8eAaYWGfMvf9NhgPr8X6Cvqez5TwcVh0T /sucQacs/rYEyhnk5RHPIkxjIwbRjbavbFoh7hNWU+pwUfZ4R2/0F6ijXvQf2HARPvQL mVZ26c0w76wo+RBpJgXR34yxf/kmb5JNOmjQg2hZh6j5r2Q61qkVItN7+N1lbKlr69wi 9Q5nEYRJjTwF2RE40crT4bjO8RfvoiIBwKsOu+X8fL+fQF6rISprshtJ1VpRKqXiK8F+ VDOFX4FoY1MwL+BJ4FxNia+RO2KxsJNoBUrnxuCBOASbpNZUTL55vlJhFX5jxognfJ0Q ZA== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3q8abptb3u-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 28 Apr 2023 23:45:27 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 33SNjQ1A003002 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 28 Apr 2023 23:45:26 GMT Received: from khsieh-linux1.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.42; Fri, 28 Apr 2023 16:45:26 -0700 From: Kuogee Hsieh To: , , , , , , , , , , CC: Kuogee Hsieh , , , , , , Subject: [PATCH v2 0/7] add DSC 1.2 dpu supports Date: Fri, 28 Apr 2023 16:45:04 -0700 Message-ID: <1682725511-18185-1-git-send-email-quic_khsieh@quicinc.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: o33wNw1FM5wdSdtmgUJ6ZSfqHPFT9eh0 X-Proofpoint-GUID: o33wNw1FM5wdSdtmgUJ6ZSfqHPFT9eh0 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.942,Hydra:6.0.573,FMLib:17.11.170.22 definitions=2023-04-28_08,2023-04-27_01,2023-02-09_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 lowpriorityscore=0 phishscore=0 suspectscore=0 spamscore=0 impostorscore=0 mlxscore=0 bulkscore=0 malwarescore=0 clxscore=1015 adultscore=0 priorityscore=1501 mlxlogscore=999 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2303200000 definitions=main-2304280199 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds the DPU side changes to support DSC 1.2 encoder. This was validated with both DSI DSC 1.2 panel and DP DSC 1.2 monitor. The DSI and DP parts will be pushed later on top of this change. This seriel is rebase on [1], [2] and catalog fixes from [3]. [1]: https://patchwork.freedesktop.org/series/116851/ [2]: https://patchwork.freedesktop.org/series/116615/ [3]: https://patchwork.freedesktop.org/series/112332/ Abhinav Kumar (2): drm/msm/dpu: add DSC 1.2 hw blocks for relevant chipsets drm/msm/dpu: add dsc blocks for remaining chipsets in catalog Kuogee Hsieh (5): drm/msm/dpu: add support for DSC encoder v1.2 engine drm/msm/dpu: separate DSC flush update out of interface drm/msm/dpu: add DPU_PINGPONG_DSC feature PP_BLK and PP_BLK_TE drm/msm/dpu: save dpu topology configuration drm/msm/dpu: calculate DSC encoder parameters dynamically drivers/gpu/drm/msm/Makefile | 1 + .../drm/msm/disp/dpu1/catalog/dpu_3_0_msm8998.h | 19 +- .../gpu/drm/msm/disp/dpu1/catalog/dpu_4_0_sdm845.h | 8 +- .../gpu/drm/msm/disp/dpu1/catalog/dpu_5_0_sm8150.h | 26 +- .../drm/msm/disp/dpu1/catalog/dpu_5_1_sc8180x.h | 35 ++- .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_0_sm8250.h | 26 +- .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_2_sc7180.h | 4 +- .../gpu/drm/msm/disp/dpu1/catalog/dpu_6_3_sm6115.h | 2 +- .../drm/msm/disp/dpu1/catalog/dpu_6_5_qcm2290.h | 2 +- .../gpu/drm/msm/disp/dpu1/catalog/dpu_7_0_sm8350.h | 14 + .../gpu/drm/msm/disp/dpu1/catalog/dpu_7_2_sc7280.h | 7 + .../drm/msm/disp/dpu1/catalog/dpu_8_0_sc8280xp.h | 16 + .../gpu/drm/msm/disp/dpu1/catalog/dpu_8_1_sm8450.h | 14 + .../gpu/drm/msm/disp/dpu1/catalog/dpu_9_0_sm8550.h | 14 + drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.c | 102 ++++--- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.c | 35 ++- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h | 36 ++- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.c | 22 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_ctl.h | 10 + drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc.h | 14 +- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc_1_2.c | 335 +++++++++++++++++++++ drivers/gpu/drm/msm/disp/dpu1/dpu_hw_pingpong.c | 9 +- drivers/gpu/drm/msm/disp/dpu1/dpu_rm.c | 7 +- 23 files changed, 642 insertions(+), 116 deletions(-) create mode 100644 drivers/gpu/drm/msm/disp/dpu1/dpu_hw_dsc_1_2.c -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project