Received: by 2002:a05:6358:9144:b0:117:f937:c515 with SMTP id r4csp243095rwr; Thu, 4 May 2023 02:14:00 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6W8AxLPHO9M/F4W9NzoBN/wJcLYiriqwWdITWxrxaBR7ZL0iigXygWXYnRkZ7wdnY7jyI/ X-Received: by 2002:a17:90a:ca08:b0:247:4fe5:f09c with SMTP id x8-20020a17090aca0800b002474fe5f09cmr1469298pjt.15.1683191640023; Thu, 04 May 2023 02:14:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1683191640; cv=none; d=google.com; s=arc-20160816; b=KMPvX6G07iYBDh451jUPUQ7/u5TZk0bkyHqrqEUDfDsBNJj2nsbD8UsFzaf+sULI7C //oOhqS1Yu0HA1sYamW9x2NGjgTgMeGuYNJhNex75uOuYlRrI1cWAJIUJG/bA3gp6w2U mVspFRemlBroB5IO2OvXH3POlEtIVojPWPgQoYMEWcoWzc71DM4rkxgkURFvXX4+Or5n mn5XVOPav+W1huGx9ZUOTSZoQgJMv6vBIpuMbMvGJTAuaLGOrZJSAczOdJ2DNOMVCRDj y3WrVnBGGw9CQ7C8H2/SMA/ElwQ2pSRrz5WH23jSCLtu+8VxZheCy6zRKyysWnceROex XveA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:in-reply-to:from :content-language:references:cc:to:subject:user-agent:mime-version :date:message-id:dkim-signature; bh=2yUKgIxt3yIAgi8HJ/0RdzVrA3jcGWcr89Ye8ASgQt4=; b=jVmTjQy8Qu2A04MshE9iN2Nr+WZcayqbaxHcrFU7KTwf6VZjuTXI/gEYAHAjvEZ/DL zfBxsaIbWhLCalgwnerufC+Cf+vnKPjtmEmRcj981gKIHO1ciqIFanw6XM+m3bEfUbTr BHy6O5Nnx8tyBzTeJp5AuCiopkbmZuBS53Mvc7Iyu9vBMcR1coJ4BNVjQqBMCTDAIrDa MHWlS6TO0JO15H9R6ZA0rSyo0+6P+mwJx8nl0kv+U9XzOPmGrLW0QPsHsy8P8dwzQ6yh oz/EHfTsWghah58efRgxpiFAV19SFeBd5nIr3QPmL8iSKCzhB6O0tde9QsWgGrmrr6Oy X1+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=tbwNQ3Hq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i4-20020a17090a4b8400b00246b0bfcb5esi15764128pjh.144.2023.05.04.02.13.45; Thu, 04 May 2023 02:13:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=tbwNQ3Hq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230060AbjEDJGc (ORCPT + 99 others); Thu, 4 May 2023 05:06:32 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60904 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230049AbjEDJG2 (ORCPT ); Thu, 4 May 2023 05:06:28 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1EFFD3596; Thu, 4 May 2023 02:06:24 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 34496ECB045353; Thu, 4 May 2023 04:06:14 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1683191174; bh=2yUKgIxt3yIAgi8HJ/0RdzVrA3jcGWcr89Ye8ASgQt4=; h=Date:Subject:To:CC:References:From:In-Reply-To; b=tbwNQ3HqS3fjdU3A/8PelgKMWaHQeMjJmC76sEKwhzsL7Z34Ye+kf4KqlVUZWzqnX 9ep6sCoudgusxDGCDZyJRyxpN/OQ+OESSdFNBFApHxGT+w1lFuG3h/igWKMqm5VggW dx0T1fTdYsb+FD32KzOVcBAXGFZedpEhjQzR53gg= Received: from DFLE113.ent.ti.com (dfle113.ent.ti.com [10.64.6.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 34496EZZ022214 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 4 May 2023 04:06:14 -0500 Received: from DFLE101.ent.ti.com (10.64.6.22) by DFLE113.ent.ti.com (10.64.6.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 4 May 2023 04:06:14 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DFLE101.ent.ti.com (10.64.6.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 4 May 2023 04:06:14 -0500 Received: from [172.24.147.77] (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 34496Aj6101590; Thu, 4 May 2023 04:06:11 -0500 Message-ID: <31b31af7-6c54-7d05-f7ef-fcceba48580e@ti.com> Date: Thu, 4 May 2023 14:36:10 +0530 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:102.0) Gecko/20100101 Thunderbird/102.10.0 Subject: Re: [PATCH] arm64: dts: ti: k3-j784s4: Fix wakeup pinmux range and pinctrl node offsets To: Nishanth Menon CC: Tero Kristo , Rob Herring , Krzysztof Kozlowski , , , , Andrew Davis , Vignesh Raghavendra , Apurva Nandan , Udit Kumar References: <20230503083143.32369-1-t-konduru@ti.com> <20230503114625.gqnijd3bog5bwemz@parameter> Content-Language: en-US From: Thejasvi Konduru In-Reply-To: <20230503114625.gqnijd3bog5bwemz@parameter> Content-Type: text/plain; charset="UTF-8"; format=flowed Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-8.9 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A, RCVD_IN_DNSWL_MED,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03/05/23 17:16, Nishanth Menon wrote: > On 14:01-20230503, Thejasvi Konduru wrote: >> The wkup_pmx register region in j784s4 has multiple non-addressable >> regions, hence the existing wkup_pmx region is split as follows to >> avoid the non-addressable regions. The pinctrl node offsets are >> also corrected as per the newly split wkup_pmx* nodes. >> >> wkup_pmx0 -> 13 pins (WKUP_PADCONFIG 0 - 12) >> wkup_pmx1 -> 11 pins (WKUP_PADCONFIG 14 - 24) >> wkup_pmx2 -> 72 pins (WKUP_PADCONFIG 26 - 97) >> wkup_pmx3 -> 1 pin (WKUP_PADCONFIG 100) >> >> Fixes: 4664ebd8346a ("arm64: dts: ti: Add initial support for J784S4 SoC") >> Signed-off-by: Thejasvi Konduru >> --- > Could you provide a link to the output of: > $ cat /sys/kernel/debug/pinctrl/*/pins https://gist.github.com/thejasvikonduru/05b1a8e0fd8176116b7a3cc4e43b244a > >> arch/arm64/boot/dts/ti/k3-j784s4-evm.dts | 30 +++++++++---------- >> .../boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi | 29 +++++++++++++++++- >> 2 files changed, 43 insertions(+), 16 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts b/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts >> index f33815953e77..490d0b8624f3 100644 >> --- a/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts >> +++ b/arch/arm64/boot/dts/ti/k3-j784s4-evm.dts >> @@ -141,28 +141,28 @@ >> }; >> }; >> >> -&wkup_pmx0 { >> +&wkup_pmx2 { >> mcu_cpsw_pins_default: mcu-cpsw-pins-default { >> pinctrl-single,pins = < >> - J784S4_WKUP_IOPAD(0x094, PIN_INPUT, 0) /* (A35) MCU_RGMII1_RD0 */ >> - J784S4_WKUP_IOPAD(0x090, PIN_INPUT, 0) /* (B36) MCU_RGMII1_RD1 */ >> - J784S4_WKUP_IOPAD(0x08c, PIN_INPUT, 0) /* (C36) MCU_RGMII1_RD2 */ >> - J784S4_WKUP_IOPAD(0x088, PIN_INPUT, 0) /* (D36) MCU_RGMII1_RD3 */ >> - J784S4_WKUP_IOPAD(0x084, PIN_INPUT, 0) /* (B37) MCU_RGMII1_RXC */ >> - J784S4_WKUP_IOPAD(0x06c, PIN_INPUT, 0) /* (C37) MCU_RGMII1_RX_CTL */ >> - J784S4_WKUP_IOPAD(0x07c, PIN_OUTPUT, 0) /* (D37) MCU_RGMII1_TD0 */ >> - J784S4_WKUP_IOPAD(0x078, PIN_OUTPUT, 0) /* (D38) MCU_RGMII1_TD1 */ >> - J784S4_WKUP_IOPAD(0x074, PIN_OUTPUT, 0) /* (E37) MCU_RGMII1_TD2 */ >> - J784S4_WKUP_IOPAD(0x070, PIN_OUTPUT, 0) /* (E38) MCU_RGMII1_TD3 */ >> - J784S4_WKUP_IOPAD(0x080, PIN_OUTPUT, 0) /* (E36) MCU_RGMII1_TXC */ >> - J784S4_WKUP_IOPAD(0x068, PIN_OUTPUT, 0) /* (C38) MCU_RGMII1_TX_CTL */ >> + J784S4_WKUP_IOPAD(0x02c, PIN_INPUT, 0) /* (A35) MCU_RGMII1_RD0 */ >> + J784S4_WKUP_IOPAD(0x028, PIN_INPUT, 0) /* (B36) MCU_RGMII1_RD1 */ >> + J784S4_WKUP_IOPAD(0x024, PIN_INPUT, 0) /* (C36) MCU_RGMII1_RD2 */ >> + J784S4_WKUP_IOPAD(0x020, PIN_INPUT, 0) /* (D36) MCU_RGMII1_RD3 */ >> + J784S4_WKUP_IOPAD(0x01c, PIN_INPUT, 0) /* (B37) MCU_RGMII1_RXC */ >> + J784S4_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (C37) MCU_RGMII1_RX_CTL */ >> + J784S4_WKUP_IOPAD(0x014, PIN_OUTPUT, 0) /* (D37) MCU_RGMII1_TD0 */ >> + J784S4_WKUP_IOPAD(0x010, PIN_OUTPUT, 0) /* (D38) MCU_RGMII1_TD1 */ >> + J784S4_WKUP_IOPAD(0x00c, PIN_OUTPUT, 0) /* (E37) MCU_RGMII1_TD2 */ >> + J784S4_WKUP_IOPAD(0x008, PIN_OUTPUT, 0) /* (E38) MCU_RGMII1_TD3 */ >> + J784S4_WKUP_IOPAD(0x018, PIN_OUTPUT, 0) /* (E36) MCU_RGMII1_TXC */ >> + J784S4_WKUP_IOPAD(0x000, PIN_OUTPUT, 0) /* (C38) MCU_RGMII1_TX_CTL */ >> >; >> }; >> >> mcu_mdio_pins_default: mcu-mdio-pins-default { >> pinctrl-single,pins = < >> - J784S4_WKUP_IOPAD(0x09c, PIN_OUTPUT, 0) /* (A36) MCU_MDIO0_MDC */ >> - J784S4_WKUP_IOPAD(0x098, PIN_INPUT, 0) /* (B35) MCU_MDIO0_MDIO */ >> + J784S4_WKUP_IOPAD(0x034, PIN_OUTPUT, 0) /* (A36) MCU_MDIO0_MDC */ >> + J784S4_WKUP_IOPAD(0x030, PIN_INPUT, 0) /* (B35) MCU_MDIO0_MDIO */ >> >; >> }; >> }; >> diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi >> index f04fcb614cbe..ed2b40369c59 100644 >> --- a/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi >> +++ b/arch/arm64/boot/dts/ti/k3-j784s4-mcu-wakeup.dtsi >> @@ -50,7 +50,34 @@ >> wkup_pmx0: pinctrl@4301c000 { >> compatible = "pinctrl-single"; >> /* Proxy 0 addressing */ >> - reg = <0x00 0x4301c000 0x00 0x178>; >> + reg = <0x00 0x4301c000 0x00 0x034>; >> + #pinctrl-cells = <1>; >> + pinctrl-single,register-width = <32>; >> + pinctrl-single,function-mask = <0xffffffff>; >> + }; >> + >> + wkup_pmx1: pinctrl@4301c038 { >> + compatible = "pinctrl-single"; >> + /* Proxy 0 addressing */ >> + reg = <0x00 0x4301c038 0x00 0x02c>; >> + #pinctrl-cells = <1>; >> + pinctrl-single,register-width = <32>; >> + pinctrl-single,function-mask = <0xffffffff>; >> + }; >> + >> + wkup_pmx2: pinctrl@4301c068 { >> + compatible = "pinctrl-single"; >> + /* Proxy 0 addressing */ >> + reg = <0x00 0x4301c068 0x00 0x120>; >> + #pinctrl-cells = <1>; >> + pinctrl-single,register-width = <32>; >> + pinctrl-single,function-mask = <0xffffffff>; >> + }; >> + >> + wkup_pmx3: pinctrl@4301c190 { >> + compatible = "pinctrl-single"; >> + /* Proxy 0 addressing */ >> + reg = <0x00 0x4301c190 0x00 0x004>; >> #pinctrl-cells = <1>; >> pinctrl-single,register-width = <32>; >> pinctrl-single,function-mask = <0xffffffff>; >> -- >> 2.17.1 >>